Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2011-08-30
2011-08-30
Le, Thao (Department: 2818)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C257SE21037
Reexamination Certificate
active
08008206
ABSTRACT:
A method of lithography patterning includes forming a hard mask layer on a material layer and forming a capping layer on the hard mask layer. The capping layer does not react with oxygen gas during a photoresist ashing process. The capping layer is patterned by using a first resist pattern and a second resist pattern as etch masks. After the capping layer is patterned, the hard mask layer is patterned by using the patterned capping layer as an etch mask.
REFERENCES:
patent: 6696222 (2004-02-01), Hsue et al.
patent: 7540970 (2009-06-01), Koh et al.
patent: 7871908 (2011-01-01), Yatsuda et al.
patent: 2003/0059720 (2003-03-01), Hwang et al.
patent: 2004/0175932 (2004-09-01), Kim et al.
patent: 2006/0189051 (2006-08-01), Kim et al.
patent: 2007/0125750 (2007-06-01), Weng et al.
patent: 2007/0197014 (2007-08-01), Jeon et al.
patent: 2007/0231750 (2007-10-01), Parikh
patent: 2008/0081461 (2008-04-01), Lee et al.
patent: 2009/0081864 (2009-03-01), Matz et al.
patent: 2010/0193919 (2010-08-01), Warrick et al.
Chen Chih-Hao
Chen Yu-Yu
Liang Ming-Chung
Tsai Hsin-Yi
Le Thao
Lowe Hauptman & Ham & Berner, LLP
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Double patterning strategy for contact hole and trench in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Double patterning strategy for contact hole and trench in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double patterning strategy for contact hole and trench in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2731776