Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-08-22
2006-08-22
Lamarre, Guy (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S734000
Reexamination Certificate
active
07096398
ABSTRACT:
The invention includes an integrated circuit. The integrated circuit includes a test controller, at least one logic unit controller, and a test bus connected between the test controller and the logic unit controller. A design for test feature is connected to the logic unit controller. Moreover, a logic unit can be connected to the design for test feature.
REFERENCES:
patent: 5253255 (1993-10-01), Carbine
patent: 5764577 (1998-06-01), Johnston et al.
patent: 6181151 (2001-01-01), Wasson
Blakely , Sokoloff, Taylor & Zafman LLP
Chaudry Mujtaba K.
Intel Corporation
Lamarre Guy
LandOfFree
Distributed test control architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Distributed test control architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed test control architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3636117