Distributed clock generator for semiconductor devices and...

Details Distributed clock generator for semiconductor devices and... Distributed clock generator for semiconductor devices and...

2006-10-24

2006-10-24

Chang, Daniel D. (Department: 2819)

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

C327S291000, C331S057000

Reexamination Certificate

active

07126380

ABSTRACT:
A distributed clock generator for a semiconductor device. In one embodiment, the clock generator is not localized in one particular location on the semiconductor die and then distributed, but instead the clock generation itself is distributed throughout the integrated circuit. The clock generator itself is a CMOS phase shift oscillator which uses a series resistance and a capacitance to ground. Phase shift elements utilize the phase shift of distributed transmission lines around the integrated circuit die and are thus conveniently implemented using the series resistance and parallel capacitance of the transmission lines.

REFERENCES:
patent: 4408168 (1983-10-01), Higuchi
patent: 4536720 (1985-08-01), Cranford et al.
patent: 4816778 (1989-03-01), Weber
patent: 5239274 (1993-08-01), Chi
patent: 5424690 (1995-06-01), Ohno
patent: 6249191 (2001-06-01), Forbes
patent: 6327196 (2001-12-01), Mullarkey
patent: 6380787 (2002-04-01), Forbes
patent: 6535071 (2003-03-01), Forbes
patent: 6539490 (2003-03-01), Forbes et al.
patent: 6552564 (2003-04-01), Forbes et al.
K. Ishibashi et al., “A Novel Clock Distribution System for CMOS VLSI,” Proceedings, 1993 IEE Int'l Conf. on Computer Design: VLSI in Computers & Processors, pp. 289-292 (Oct. 1993).
K. Yip, “Clock Tree Distribution: Balance is Essential for Deep-Submicron ASIC Design to Flourish,” IEEE Potentials, vol. 16(2), pp. 11-14 (Apr./May 1997).
K.M. Carrig et al., “A Clock Methodology for High-Performance Microprocessors,” IEEE 1997 Custom Integrated Circuits Conference, pp. 119-122 (1997), no mo.
T. Knight & H.M. Wu, “A Method for Skew-Free Distribution of Digital Signals Using Matched Variable Delay Lines,” Symp. on VLSI Circuits, pp. 19-20 (1993), no mo.
S.I. Liu et al., “Low-Power Clock-Deskew Buffer for High-Speed Digital Circuits,” IEEE J. Solid-State Circuits, vol. 34(4), pp. 554-558 (1999), no mo.
A.V. Mule et al., “A 10GHz Hybrid Optical/Electrical Clock Distribution Network for Gigascale Integration,” Proc. 1999 12th Annual IEEE Lasers and Electro-Optics Soc'y, pp. 277-283 (1998), no mo.
B. Madhavan, “A Novel High Speed Low Skew Clock Distribution Scheme in 0.8 Micron CMOS,” IEEE Int'l Symp. on Circuits and Systems, pp. 149-152 (May 1996).
H. Sutoh & K. Yamakoshi, “A Clock Ditribution Technique With An Automatic Skew Compensation Circuit,” IEICE Trans. Electron, vol. E81-C, No. 2, pp. 277-283 (Feb. 1998) (U.S. Appl. No. 10/093,861).
J.L. Neves & E.G. Friedman, “Automated Synthesis of Skew-Based Clock Distribution Networks,” VLSI Design, vol. 7, No. 1, (1998) (Abstract Only), no mo., p. 1.

Affiliated with

Also associated with

Rating

Distributed clock generator for semiconductor devices and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Distributed clock generator for semiconductor devices and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed clock generator for semiconductor devices and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3620061