Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2000-10-10
2004-02-24
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
06697980
ABSTRACT:
FIELD
The present invention relates to circuit testing, and more particularly, to die fault testing utilizing Exclusive-OR gates.
BACKGROUND
Not all die (chips) on a wafer operate as intended. Some may have internal nodes that are stuck at a logical 1 or 0. Consequently, it is desirable for a functional test on a die to cover as many internal circuit nodes as practical. In a functional test, a tester drives input vectors on the input pads of the die, and compares the output vectors on the output pads to the output vectors generated by a simulation running the same functional test on a model of the die. This model may be, for example, a behavioral model, a RTL (Register Transfer Language) model, a gate-level model, or a transistor (circuit-level) model. For an internal node to be tested, the input vector should toggle the node (change its logic state), and the toggling of the node should cause an observable change in the output vector. Thus, there should be good controllability (node toggling), and good observability.
It is found that for many die, it may at times be difficult to obtain a fault coverage of 90% or more, even though a toggle coverage test may show a toggle coverage of 99%. In such cases, there may be many nodes that are easily toggled (good controllability), but such that the toggling is not easily observed in the output vectors (poor observability). If the tester is able to sample internal nodes directly and to utilize longer test vectors, then it is easier to obtain a high fault coverage for functional tests. However, this is not practical because most of the internal nodes in a die are not directly controlled or observed, and because the test has a limited number of vectors that may be examined. Consequently, there is a need for improved practical methods of testing.
REFERENCES:
patent: 5161186 (1992-11-01), Dolev et al.
patent: 5187712 (1993-02-01), Malleo-Roach et al.
patent: 5412665 (1995-05-01), Gruodis et al.
patent: 5457697 (1995-10-01), Malleo-Roach et al.
patent: 5546408 (1996-08-01), Keller
patent: 5553082 (1996-09-01), Connor et al.
patent: 5694403 (1997-12-01), Greenstein et al.
patent: 5831988 (1998-11-01), Fagerness
patent: 5862149 (1999-01-01), Carpenter et al.
patent: 6067650 (2000-05-01), Beausang et al.
patent: 6131181 (2000-10-01), Bushnell et al.
patent: 6247154 (2001-06-01), Bushnell et al.
patent: 6360344 (2002-03-01), Khoche et al.
patent: 6423558 (2002-07-01), Maeda et al.
De'cady Albert
Dooley Matthew C.
Kalson Seth Z.
LandOfFree
Die fault testing utilizing an exclusive-or network of gates does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Die fault testing utilizing an exclusive-or network of gates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Die fault testing utilizing an exclusive-or network of gates will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3339721