Error detection/correction and fault detection/recovery – Pulse or data error handling – Replacement of memory spare location – portion – or segment
Reexamination Certificate
2006-05-30
2006-05-30
Lamarre, Guy (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Replacement of memory spare location, portion, or segment
C714S718000, C365S200000, C365S201000
Reexamination Certificate
active
07055074
ABSTRACT:
The present invention is directed to a system and method which manages one or more errors in a plurality of elements. The invention tests an element of the plurality of elements and detects the error in one of the elements. The invention then repairs a group of N elements, wherein N is greater than one and the group of N elements includes the element with the error. The invention inhibits subsequent repairs of the group of N elements.
REFERENCES:
patent: 5555212 (1996-09-01), Toshiaki et al.
patent: 5568408 (1996-10-01), Maeda
patent: 5717696 (1998-02-01), Gabillard et al.
patent: 6145055 (2000-11-01), Fujimoto
patent: 6246616 (2001-06-01), Nagai et al.
patent: 6310807 (2001-10-01), Ooishi et al.
patent: 6341090 (2002-01-01), Hiraki et al.
Hill J. Michael
Howlett Warren Kurt
Hughes Brian William
Abraham Esaw
Hewlett--Packard Development Company, L.P.
Lamarre Guy
LandOfFree
Device to inhibit duplicate cache repairs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device to inhibit duplicate cache repairs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device to inhibit duplicate cache repairs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3602828