Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-09-04
2007-09-04
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
11023457
ABSTRACT:
The present invention provides an integrated circuit test device and method which creates a pattern for minimizing a difference from a pattern generated by a pattern generation device. In the invention, a list of all failures assumed to be in the circuit is created, and, for example, a random number pattern is inputted so that a signal value in the circuit is defined by a logic simulation using the inputted pattern, as a result of which the controllability, observability and testability are calculated. A target failure minimizing the testability is selected from the list, for which target failure path-sensitization is performed using the controllability and observability of the input pattern, which pattern is corrected so as to minimize the number of inversions of signal values of the input pattern. A failure simulation for the target failure is also performed using the corrected pattern, and when a failure to be detected further exists, the failure is removed from the failure list.
REFERENCES:
patent: 5450414 (1995-09-01), Lin
patent: 5592493 (1997-01-01), Crouch et al.
patent: 5831996 (1998-11-01), Abramovici et al.
patent: 6256759 (2001-07-01), Bhawmik et al.
patent: 6385750 (2002-05-01), Kapur et al.
patent: 6708305 (2004-03-01), Farnsworth et al.
patent: 2002/0124217 (2002-09-01), Hiraide et al.
patent: 7-260897 (1995-10-01), None
patent: 2000-9813 (2000-01-01), None
patent: 2000-193726 (2000-07-01), None
patent: 2002-236144 (2002-08-01), None
English language translation of “Fault Tolerant Computing, Maruzen Advanced Technology”, (ed) Masao Mukaidono, Maruzen, Sep. 30, 1989. pp. 124-126, 128. (Copies of the first and back covers, table of contents, part pp. 124-129 of Japanese original are attached).
Britt Cynthia
Fujitsu Limited
Radosevich Steven D.
LandOfFree
Device and method for testing integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device and method for testing integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method for testing integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3754063