Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-01-31
2006-01-31
Lamarre, Guy (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C324S527000
Reexamination Certificate
active
06993694
ABSTRACT:
A filter for preventing uncertain bits output by test scan chains from being provided to a MISR is provided. The filter can include a gating structure for receiving a bit from a scan chain and control circuitry for providing a predetermined signal to the gating structure if the bit is an uncertain bit. In one embodiment, the gating structure can include a logic gate, such as an AND or an OR gate. The control circuitry can include components substantially similar to the pattern generator providing signals to the scan chain. For example, the control circuitry can include an LFSR and a PRPG shadow for loading the LFSR. In one embodiment, the control circuitry can further include a phase-shifter for receiving inputs from the LFSR and providing outputs to the gating structure.
REFERENCES:
patent: 5774477 (1998-06-01), Ke
patent: 6148425 (2000-11-01), Bhawmik et al.
patent: 6463561 (2002-10-01), Bhawmik et al.
“Low Cost Concurrent Test Implementation for Linear Digital Systems” by Bayraktaroglu et al. IEEE European Test Workshop Proceedings, 2000 Publication Date: May 23-26, 2000 p. 140-143 Inspec Accession No.: 6788978.
“LFSR-Coded Test Patterns for Scan Designs” by Dr. Bernd Könemann; 6 pgs.
“Logic DFT and Test Resource Partitioning for 100M Gate ASICs Part I: Current Chip-Level DFT Methodology Overview” by Bernd Könemann et al.; pp. 1-4.
“Logic DFT and Test Resource Partitioning for 100M Gate ASICs Part II: LBIST Overview” by Bernd Könemann et al.; pp. 1-5.
“Logic DFT and Test Resource Partitioning for 100M Gate ASICs Part III: SmartBIST™ Roadmap” by Bernd Könemann et al.; pp. 1-5.
“A Pattern Skipping Method for Weighted Random Pattern Testing” by Bernd Könemann; pp. 418-425.
Kapur Rohit
Taylor Tony
Waicukauski John A.
Williams Thomas W.
Wohl Peter
Bever Hoffman & Harms LLP
Britt Cynthia
Harms Jeanette S.
Lamarre Guy
Synopsys Inc.
LandOfFree
Deterministic bist architecture including MISR filter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Deterministic bist architecture including MISR filter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deterministic bist architecture including MISR filter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3546846