Delay-fault testing method, related system and circuit

Details Delay-fault testing method, related system and circuit Delay-fault testing method, related system and circuit

2007-12-11

2007-12-11

Ton, David (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C324S076350

Reexamination Certificate

active

10559170

ABSTRACT:
A testing approach involves selective application of clock signals to target circuitry. In an example embodiment (300), a target circuit (332) having logic circuitry that processes data in response to an operational clock signal (308) having at least one clock period, is analyzed for delay faults. Test signals are applied to the logic circuitry while the logic circuitry is clocked with a high-speed test clock (309) having several clock-state transitions that occur during at least one clock period of the operational clock (308). An output from the logic circuitry is analyzed for its state (e.g., as affected by delay in the circuitry). Delay faults are detected as a difference in state of the output of the logic circuitry. With this approach, circuits are tested using conventional testers (340) that operate at normal (e.g., slow) speeds while selectively clocking selected portions of the circuit at higher speeds for detecting speed-related faults therein.

REFERENCES:
patent: 5365528 (1994-11-01), Agrawal et al.
patent: 5761215 (1998-06-01), McCarthy et al.
patent: 5889788 (1999-03-01), Pressly et al.
patent: 6065145 (2000-05-01), Bencivenga
patent: 6148425 (2000-11-01), Bhawmik et al.
patent: 6400129 (2002-06-01), Yamaguchi et al.
patent: 6437553 (2002-08-01), Maloney et al.
patent: 2003/0020451 (2003-01-01), Ozaki
patent: 2003/0021464 (2003-01-01), Takeoka et al.
Bailey et al: “Test Methodology for Motorola's High Performance E500 Core Based on PowerPC Instruction Set Architecture” Proceedings International Test Conf. 2002. ITC 2002. Baltimore, MD, Oct. 7-10, 2002, International Test Conf., New York, NY: IEEE, US; pp. 574-583.

Affiliated with

Also associated with

Rating

Delay-fault testing method, related system and circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay-fault testing method, related system and circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay-fault testing method, related system and circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3844971