Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1993-11-01
1995-01-24
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
36518907, 365190, 365202, 327 51, G11C 700
Patent
active
053847369
ABSTRACT:
A data output circuit of a semiconductor memory device matches an equalizing level of voltages at data lines in a pair with a logic threshold voltage of data output buffers. The data output circuit having an equalizing transistor connected between first and second nodes connected to the outputs of a sense amplifier, includes a threshold voltage control circuit disposed between the sense amplifier and the data output buffers for allowing a threshold voltage of the data output buffers to match with the equalizing level of the voltages at the first and second nodes. The threshold voltage control circuit has the same structure and characteristics as that of the output buffers, so as to ensure that the logic threshold voltage of the data output buffers matches with the equalizing level of the voltages at the first and second nodes.
REFERENCES:
patent: 4858195 (1989-08-01), Soneda
patent: 5268872 (1993-12-01), Fujii et al.
Jung Chul-Min
Suh Young-Ho
Donohoe Charles R.
Niranjan F.
Popek Joseph A.
Samsung Electronics Co,. Ltd.
Westerlund Robert A.
LandOfFree
Data output circuit of a semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data output circuit of a semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data output circuit of a semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1472445