Data output buffer control circuit for a semiconductor memory de

Details Data output buffer control circuit for a semiconductor memory de Data output buffer control circuit for a semiconductor memory de

1997-12-24

2000-07-25

Nelms, David

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

365193, 365194, 3652335, G11C 1604

Patent

active

060943769

ABSTRACT:
A data output buffer control circuit for a semiconductor memory device assures a column address setup time and a valid data setup time in EDO mode by eliminating short glitches in the data output buffer. The circuit assures the column address setup time by disabling the data output buffer for a predetermined period of time after an address transition, regardless of the state of a column address strobe signal. The circuit assures the setup time for valid data by sensing when the address is set up relative to when the column address strobe signal is activated, and then enabling the data output buffer so as to maintain invalid data in the data output buffer long enough to prevent a short glitch in the data output buffer if the column address is set up before the column address strobe signal is activated. The circuit includes a pulse generator for generating a pulse signal each time it senses a column address transition, and a latch circuit for combining the pulse signal with the column address strobe signal so as to generate a buffer control signal for enabling and disabling the data output buffer.

REFERENCES:
patent: 5384735 (1995-01-01), Park et al.
patent: 5440511 (1995-08-01), Yamamoto et al.
patent: 5600607 (1997-02-01), Furutani

Affiliated with

Also associated with

Rating

Data output buffer control circuit for a semiconductor memory de does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data output buffer control circuit for a semiconductor memory de, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data output buffer control circuit for a semiconductor memory de will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1341240