Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2007-03-01
2010-02-09
Bataille, Pierre-Michel (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S167000
Reexamination Certificate
active
07660952
ABSTRACT:
A method and system for scheduling the servicing of data requests, using the variable latency mode, in an FBDIMM memory sub-system. A scheduling algorithm pre-computes return time data for data connected to all DRAM buffer chips and stores the return time data in a table. The return time data is expressed as a set of data return time binary vectors with one bit equal to “1” in each vector. For each received data request, the memory controller retrieves the appropriate return time vector. Additionally, the scheduling algorithm utilizes an updated history vector representing a compilation of data return time vectors of all executing requests to determine whether the received request presents a conflict to the executing requests. By computing and utilizing a score for each request, the scheduling algorithm re-orders and schedules the execution of selected requests to preserve as much data bus bandwidth as possible, while avoiding conflict.
REFERENCES:
patent: 4771287 (1988-09-01), Mims
patent: 5742784 (1998-04-01), Potter et al.
patent: 5765204 (1998-06-01), Bakke et al.
patent: 6067408 (2000-05-01), Runaldue et al.
patent: 6564304 (2003-05-01), Van Hook et al.
patent: 6578107 (2003-06-01), Anderson et al.
patent: RE38428 (2004-02-01), Kelly et al.
patent: 2007/0282915 (2007-12-01), Vosshall et al.
Allen, Jr. James J.
Jenkins Steven K.
Trombley Michael R.
Bataille Pierre-Michel
Dillon & Yudell LLP
International Business Machines - Corporation
LandOfFree
Data bus bandwidth scheduling in an FBDIMM memory system... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data bus bandwidth scheduling in an FBDIMM memory system..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data bus bandwidth scheduling in an FBDIMM memory system... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4155557