Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1998-04-21
1999-10-19
Moise, Emmanuel L.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
714725, 326 39, 39580037, G01R 3128
Patent
active
059681969
ABSTRACT:
A boundary scan test circuit (JTAG) interface is used to provide data for a set of configuration latches within a Configuration Register. The Configuration Register is included within the JTAG structure as a Test Data Register (TDR). Each configuration bit within the Configuration Register consists of a Configuration Latch, and each configuration latch has an output used as a configuration control signal within an output logic macrocell. The configuration register's input signal is selectably provided from either a set of serially connected configuration bit non-volatile element sense latches or from the JTAG Test Data In (TDI) data pin for reconfiguration, prototyping, and testing.
REFERENCES:
patent: 4717912 (1988-01-01), Harvey et al.
patent: 5281864 (1994-01-01), Hahn et al.
patent: 5323107 (1994-06-01), D'Souza
patent: 5325368 (1994-06-01), James et al.
patent: 5347520 (1994-09-01), Simpson et al.
patent: 5377198 (1994-12-01), Simpson et al.
patent: 5396501 (1995-03-01), Sengoku
patent: 5412260 (1995-05-01), Tsui et al.
patent: 5444716 (1995-08-01), Jarwala et al.
patent: 5450415 (1995-09-01), Kamada
patent: 5471481 (1995-11-01), Okumoto et al.
patent: 5477493 (1995-12-01), Danbayashi
patent: 5490151 (1996-02-01), Feger et al.
patent: 5510704 (1996-04-01), Parker et al.
patent: 5515505 (1996-05-01), Ishizuka
patent: 5517637 (1996-05-01), Bruce, Jr. et al.
patent: 5519355 (1996-05-01), Nguyen
patent: 5519715 (1996-05-01), Hao et al.
patent: 5561629 (1996-10-01), Curd
patent: 5631911 (1997-05-01), Whetsel, Jr.
patent: 5682391 (1997-10-01), Narayanan
patent: 5734868 (1998-03-01), Curd et al.
patent: 5764076 (1998-06-01), Lee et al.
patent: 5768288 (1998-06-01), Jones
patent: 5841867 (1998-11-01), Jacobson et al.
patent: 5870410 (1999-02-01), Norman et al.
Berger Neal
Fahey, Jr. James
Gongwer Geoffrey S.
Ramamurthy Srinivas
Saiki William J.
Atmel Corporation
McGuire, Jr. John P.
Moise Emmanuel L.
Schneck Thomas
LandOfFree
Configuration control in a programmable logic device using non-v does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Configuration control in a programmable logic device using non-v, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configuration control in a programmable logic device using non-v will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2050327