Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2001-10-05
2004-06-22
Chen, Kin-Chan (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S702000, C438S723000
Reexamination Certificate
active
06753260
ABSTRACT:
BACKGROUND OF THE INVENTION
(1) Field of the Invention
The invention relates to a method of metallization in the fabrication of integrated circuits, and more particularly, to a method of forming an improved etch stop layer for metallization in the manufacture of integrated circuits.
(2) Description of the Prior Art
In a common application for integrated circuit fabrication, a contact/via opening is etched through an insulating layer to an underlying conductive area to which electrical contact is to be made. A conducting layer material is deposited within the contact/via opening. The damascene and dual damascene processes have become a future trend in metallization. Trenches or vias and trenches are etched in an insulating layer. The trenches or vias and trenches are inlaid with metal to complete the contacts. In all of these processes, etch stop layers are required to accurately form the trenches and vias. A silicon carbide etching stop layer has a good copper diffusion barrier capability and a lower dielectric constant than silicon nitride. Nevertheless, moisture resistance of the silicon carbide is worse than that of silicon nitride. Also, low dielectric constant (k) material to silicon carbide etching selectivity needs to be improved.
U.S. Pat. Nos. 6,127,262 and 6,209,484 both to Huang et al shows an etching stop and anti-reflective coating film comprising silicon oxynitride deposited using a PECVD process. U.S. Pat. No. 5,585,304 to Hayashi et al teaches a silicon carbide or silicon nitride etching stop in a transparent layer process.
SUMMARY OF THE INVENTION
A principal object of the present invention is to provide an effective and very manufacturable method of forming a composite etching stop layer in the fabrication of integrated circuit devices.
Another object of the invention is to provide a method of forming a composite etching stop layer wherein the top TEOS oxide layer prevents moisture attack to the bottom layer.
A further object of the invention is to provide a method of forming a composite etching stop layer having an improved selectivity of a low-k material to the composite etching stop material.
Yet another object of the invention is to provide a method of forming a composite etching stop layer having a lowered dielectric constant.
A still further object of the invention is to provide a method of forming a composite etching stop layer comprising a bottom etching stop layer and a top TEOS oxide layer.
In accordance with the objects of this invention a new method of forming a composite etching stop layer is achieved. An etching stop layer is deposited on a substrate wherein the etching stop layer is selected from the group consisting of: silicon carbide, silicon nitride, SiCN, and SiOCN. A TEOS oxide layer is deposited by plasma-enhanced chemical vapor deposition overlying the etching stop layer to complete the composite etching stop layer.
Also in accordance with the objects of the invention, a method for fabricating an integrated circuit device using a novel composite etching stop layer is achieved. A composite etching stop layer is deposited overlying a substrate. An etching stop layer selected from the group consisting of: silicon carbide, silicon nitride, SiCN, SiOCN, SiOC, and bis-benzocyclobutene (p-BCB) is deposited over the substrate. A TEOS oxide layer is deposited by plasma-enhanced chemical vapor deposition overlying the etching stop layer to complete the composite etching stop layer. A dielectric layer is deposited overlying the composite etching stop layer. An opening is etched through the dielectric layer stopping at the composite etching stop layer. The composite etching stop layer within the opening is removed. The opening is filled with a conducting layer to complete fabrication of the integrated circuit device.
REFERENCES:
patent: 5389581 (1995-02-01), Freiberger et al.
patent: 5552342 (1996-09-01), Itou et al.
patent: 5585304 (1996-12-01), Hayashi et al.
patent: 5744397 (1998-04-01), Sheen
patent: 6074902 (2000-06-01), Doan et al.
patent: 6114250 (2000-09-01), Ellingboe et al.
patent: 6127262 (2000-10-01), Huang et al.
patent: 6153935 (2000-11-01), Edelstein et al.
patent: 6194284 (2001-02-01), Chen
patent: 6209484 (2001-04-01), Huang et al.
patent: 6215189 (2001-04-01), Toyoda et al.
patent: 6284657 (2001-09-01), Chooi et al.
patent: 6323121 (2001-11-01), Liu et al.
patent: 6429477 (2002-08-01), Mandelman et al.
patent: 6524946 (2003-02-01), Tanaka
Bao Tien-I
Huang Jun-Lung
Jang Syun-Ming
Jeng Shwang-Ming
Li Lain-Jong
Ackerman Stephen B.
Pike Rosemary L.S.
Saile George O.
Taiwan Semiconductor Manufacturing Company
LandOfFree
Composite etching stop in semiconductor process integration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Composite etching stop in semiconductor process integration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Composite etching stop in semiconductor process integration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3312967