Circuit apparatus for evaluating the data content of memory cell

Details Circuit apparatus for evaluating the data content of memory cell Circuit apparatus for evaluating the data content of memory cell

1998-08-13

2000-08-01

Nelms, David

Static information storage and retrieval

Read/write circuit

Precharge

365205, G11C 700

Patent

active

060976500

ABSTRACT:
A circuit apparatus for evaluating a data content of memory cells of an integrated semiconductor memory, which memory cells are disposed along bit lines and word lines. The circuit apparatus has a voltage compensation device with voltage compensation elements which are connected for the purpose of voltage coupling of in each case two neighboring bit lines and which enable compensation for a capacitive coupling between the bit lines.

REFERENCES:
patent: 5010523 (1991-04-01), Yamauchi
patent: 5222038 (1993-06-01), Tsuchida et al.
patent: 5255235 (1993-10-01), Miyatake
patent: 5862089 (1999-01-01), Raad et al.
Japanese Patent Abstract No. 58182192 (Sumio), dated Oct. 25, 1983.

Affiliated with

Also associated with

Rating

Circuit apparatus for evaluating the data content of memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit apparatus for evaluating the data content of memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit apparatus for evaluating the data content of memory cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-670295