Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Die bond
Patent
1997-05-02
2000-07-25
Clark, Sheila V.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Die bond
257782, 257780, 257781, H01L 2348, H01L 2352, H01L 2940
Patent
active
060939710
ABSTRACT:
Chip module (20) with a chip carrier (21) and at least one chip (22), wherein the chip carrier is designed as a sheet with a carrier layer (23) of plastics material and a conductor path structure (24) with conductor paths (28), and the chip carrier is connected to the chip with interposition of a filling material (37), wherein the conductor paths are connected on their front to attachment faces (32) of the chip and, on their rear side (27), have external bonding regions (26) for forming a flatly distributed attachment face arrangement (34) for the connection of the chip module to an electronic component or a substrate (31), and the conductor paths (28) extend in a plane on the chip bonding side (35) of the carrier layer (23) facing the chip (22), the external bonding regions (26) are formed by recesses in the carrier layer (23) which extend toward the rear side (27) of the conductor paths (28) and the carrier layer (23) extends over the region of the attachment faces (30) of the chip.
REFERENCES:
patent: 4246595 (1981-01-01), Noyori et al.
patent: 4783695 (1988-11-01), Eichelberger et al.
patent: 4933042 (1990-06-01), Eichelberger et al.
patent: 5148266 (1992-09-01), Khandros et al.
patent: 5289346 (1994-02-01), Carey et al.
patent: 5293067 (1994-03-01), Thompson et al.
patent: 5305944 (1994-04-01), Yoshida et al.
patent: 5350947 (1994-09-01), Takekawa et al.
patent: 5363277 (1994-11-01), Tanaka
patent: 5367763 (1994-11-01), Lam
patent: 5489804 (1996-02-01), Pasch
patent: 5528075 (1996-06-01), Burns
patent: 5841194 (1998-11-01), Tsukamoto
Hilmar Beine, Ball Grid Arrays, Die Fachzeitschnft fur Elektronik-Fertigung und Test, productronic 3--1995, pp. 26-33.
Mike C. Loo et al., Area Array Chip Carrier: SMT Package for Known Good D ISHM '93 Proceedings, 318-329.
Heitmann R: "The Ultimate Connections: BGA and Flip Chip Attachment" Electronic Packaging and Production, vol. 36, No. 5, May 1, 1996, pp. 68-70, 72, 74-76, XP000589071 see p. 69-72; figures 2, 4.
Azdasht Ghassem
Kasulke Paul
Oppermann Hans-Hermann
Zakel Elke
Clark Sheila V.
Fraunhofer-Gesellschaft zur Forderung der Angewandten Forschung
LandOfFree
Chip module with conductor paths on the chip bonding side of a c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chip module with conductor paths on the chip bonding side of a c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip module with conductor paths on the chip bonding side of a c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1338521