Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-10-30
2011-12-13
Nguyen, Khiem D (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S287000, C438S591000, C257S324000, C257SE21423, C257SE21679
Reexamination Certificate
active
08076200
ABSTRACT:
A nonvolatile read-only memory having a thin nitrided tunnel insulator surface with a charge blocking insulator over the nitrided surface is presented. The tunnel insulator may be formed of a metal oxide, a metal oxycarbide, a semiconductor oxide, or oxycarbide. The dielectric structure may be formed by nitridation of a surface of a tunnel insulator using ammonia and deposition of a blocking insulator having a larger band gap than the tunnel insulator. The dielectric structure may form part of a memory device, as well as other devices and systems.
REFERENCES:
patent: 4057821 (1977-11-01), Patel
patent: 6362045 (2002-03-01), Lin et al.
patent: 6445030 (2002-09-01), Wu et al.
patent: 6642107 (2003-11-01), Seo et al.
patent: 7045430 (2006-05-01), Ahn et al.
patent: 7352631 (2008-04-01), Burnett et al.
patent: 2003/0207032 (2003-11-01), Ahn et al.
patent: 2004/0043569 (2004-03-01), Ahn et al.
patent: 2004/0144980 (2004-07-01), Ahn et al.
patent: 2004/0175882 (2004-09-01), Ahn et al.
patent: 2004/0214399 (2004-10-01), Ahn et al.
patent: 2005/0054165 (2005-03-01), Ahn et al.
patent: 2005/0212082 (2005-09-01), Takeda et al.
patent: 2006/0046505 (2006-03-01), Ahn et al.
patent: 2007/0059945 (2007-03-01), Mohklesi
patent: 05-129630 (1993-05-01), None
patent: WO-2008/054689 (2008-05-01), None
“Search Report”, International Application No. PCT/US2007/022796, 3 pgs, (Apr. 2007).
“Written Opinion”, International Application No. PCT/US2007/022796, 3 pgs, (Feb. 26, 2008).
“Atomic Layer Deposited Titanium Aluminum Oxide Films”, U.S. Appl. No. 10/931,533, filed Aug. 31, 2004.
“Hafnium Lanthanide Oxynitride Films”, U.S. Appl. No. 11/515,143, filed Aug. 31, 2006.
“Memory Device Having an Amorphous Silicon Carbide Gate Insulator”, U.S. Appl. No. 11/236,101, filed Sep. 27, 2005.
“Method for Operating a Memory Device Having an Amorphous Silicon Carbide Gate Insulator”, U.S. Appl. No. 09/135,413, filed Aug. 14, 1998.
“Silicon Lanthanide Oxynitride Films”, U.S. Appl. No. 11/514,533, filed Aug. 31, 2006.
“Tantalum Aluminum Oxynitride High-K Dielectric and Metal Gates”, U.S. Appl. No. 11/514,655, filed Aug. 31, 2006.
“Tantalum Lanthanide Oxynitride Films”, U.S. Appl. No. 11/514,545, filed Aug. 31, 2006.
“Tantalum Silicon Oxynitride High-K Dielectrics and Metal Gates”, U.S. Appl. No. 11/514,601, filed Aug. 31, 2006.
Ahn, Kie Y., “Atomic Layer Deposited Hafnium Tantalum Oxide Dielectrics”, U.S. Appl. No. 11/029,757, filed Jan. 5, 2005.
Ahn, Kie Y., “Atomic Layer Deposited Lanthanum Hafnium Oxide Dielectrics”, U.S. Appl. No. 11/010,529, filed Dec. 13, 2004.
Forbes, et al., “Amorphous Germanium Carbide and Graded Composition Germanium-Silicon Carbide Insulators for Tunnel and Gate Insulators in Flash Memory Devices”, U.S. Appl. No. 11/114,403, filed Apr. 26, 2005.
Forbes, et al., “Hafnium Aluminium Oxynitride High-K Dielectric and Metal Gates”, U.S. Appl. No. 11/514,558, filed Aug. 31, 2006.
Forbes, et al., “Hafnium Tantalum Oxynitride High-K Dielectric and Metal Gates”, U.S. Appl. No. 11/515,114, filed Aug. 31, 2005.
Sunamura, Hiroshi N., “Ultra-uniform threshold voltage in SONOS-type non-volatile memory with novel charge trap layer formed by plasma nitridation”,2006 Non-Volatile Semiconductor Memory Workshop, and workshop program,(2006),4 pgs.
Yi, Sang-Be, “Characterizations of MONOS Structures with a Superthin Nitride Film for the Low Voltage NVSM using TSC Techniques”,Proceedings fo the 5th International Conference on Properties and Applications of Dielecric Materials, (1997),940-941, (1997).
Ahn Kie Y.
Forbes Leonard
Micro)n Technology, Inc.
Nguyen Khiem D
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Charge trapping dielectric structures with variable band-gaps does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Charge trapping dielectric structures with variable band-gaps, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge trapping dielectric structures with variable band-gaps will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4266255