Capacitor fabrication methods and capacitor constructions

Details Capacitor fabrication methods and capacitor constructions Capacitor fabrication methods and capacitor constructions

2000-08-31

2002-07-16

Niebling, John F. (Department: 2812)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S253000, C438S254000, C438S256000, C438S396000, C438S397000, C438S398000, C438S399000

Reexamination Certificate

active

06420230

ABSTRACT:

TECHNICAL FIELD
The aspects of the invention relate to capacitor fabrication methods including forming insulative barrier layers and capacitor constructions having insulative barrier layers.
BACKGROUND OF THE INVENTION
Capacitors are common devices used in electronics, such as integrated circuits, and particularly semiconductor-based technologies. Two common capacitor structures include metal-insulator-metal (MIM) capacitors and metal-insulator-semiconductor (MIS) capacitors. One important factor to consider when selecting a capacitor structure may be the capacitance per unit area. MIS capacitors may be advantageous since a first electrode as the semiconductor may be formed of hemispherical grain (HSG) polysilicon that exhibits a higher surface area in a given region compared to a planar surface of amorphous polysilicon. The higher surface area provides more capacitance per unit area occupied by a capacitor.
However, a high K factor (also known as dielectric constant or “&kgr;”) dielectric material may be desirable to further enhance capacitance. Ta
2
O
5
is one example of a high K factor dielectric, but it inherently forms an interfacial dielectric layer of SiO
2
when formed on a capacitor electrode comprising HSG. The interfacial dielectric exhibits a lower K factor than Ta
2
O
5
and thus reduces the effective dielectric constant for the capacitor construction. Such reduction may be significant enough to eliminate any gain in capacitance per unit area otherwise achieved by using HSG instead of a planar electrode. Use of other oxygen containing high K dielectric materials has proved to create similar problems.
Because it may be desirable to provide area enhancement of an electrode in a MIM structure using HSG, one attempt at addressing the stated problem is forming a silicon nitride insulative barrier layer over the HSG. The silicon nitride barrier layer may be formed by nitridizing the silicon of the outer surface of HSG. Unfortunately, silicon nitride exhibits a K factor of only about 7, less than the K factor of some high K factor dielectrics that are desirable. Accordingly, even the silicon nitride barrier layer reduces the effective dielectric constant of the capacitor.
SUMMARY OF THE INVENTION
In accordance with one aspect of the invention, a capacitor fabrication method may include forming a first capacitor electrode over a substrate and atomic layer depositing an insulative barrier layer to oxygen diffusion over the first electrode. The method may further include forming a capacitor dielectric layer over the first electrode and forming a second capacitor electrode over the dielectric layer. By way of example, the atomic layer deposited barrier layer may comprise Al
2
O
3
. Also, the barrier layer may exhibit a K factor of greater than about 7 at 20° C. The dielectric layer may be over the barrier layer.
In another aspect of the invention, a capacitor fabrication method includes forming a first capacitor electrode over a substrate, chemisorbing a layer of a first precursor at least one monolayer thick over the first electrode, and chemisorbing a layer of a second precursor at least one monolayer thick on the first precursor layer. A chemisorption product of the first and second precursor layers may be comprised by a layer of an insulative barrier material. A capacitor dielectric layer may be formed over the first electrode and a second capacitor electrode may be formed over the dielectric layer. As an example, the first precursor may comprise H
2
O and the second precursor may comprise trimethyl aluminum. The dielectric layer may contact the barrier layer.
In yet another aspect of the invention, a capacitor fabrication method includes forming an opening in an insulative layer over a substrate and forming a layer of polysilicon in the opening. The polysilicon layer may be converted to a first capacitor electrode. An insulative barrier layer may be conformally formed on the first electrode and may comprise Al
2
O
3
. The barrier layer may be sufficiently thick and dense to reduce oxidation of the first electrode by oxygen diffusion from over the barrier layer. The method may further include forming a capacitor dielectric layer comprising oxygen on the barrier layer and forming a second capacitor electrode over the dielectric layer.
Other aspects of the invention include the capacitor constructions formed from the above described methods.


REFERENCES:
patent: 5316982 (1994-05-01), Taniguchi
patent: 5432732 (1995-07-01), Ohmi
patent: 5641984 (1997-06-01), Aftergut et al.
patent: 6204172 (1998-09-01), Marsh
patent: 6281142 (1999-06-01), Basceri et al.
patent: 6104049 (2000-08-01), Solayappan et al.
patent: 6124158 (2000-09-01), Dautartas et al.
patent: 6144060 (2000-11-01), Park et al.
patent: 6156606 (2000-12-01), Michaelis
patent: 6174770 (2001-01-01), Chi
patent: 6180447 (2001-01-01), Park et al.
patent: 6180481 (2001-01-01), Deboer et al.
patent: 6218256 (2001-04-01), Agarwal
patent: 6218260 (2001-04-01), Lee et al.
patent: 6242299 (2001-06-01), Hickert
patent: 6249056 (2001-06-01), Kwon et al.
patent: 6274428 (2001-08-01), Wu
patent: 6291289 (2001-09-01), Rhodes
patent: 6335240 (2002-01-01), Kim et al.
A. W. Ott, et al., “Atomic layer controlled deposition of Al2O3films using binary reaction sequence chemistry” Applied Surface Science (107) 1996, pp. 128-136.
U.S. application No. 09/653,149, Derderian, filed Aug. 31, 2000.
U.S. application No. 09/653,156, Agarwal, filed Aug. 31, 2000.

Affiliated with

Also associated with

Rating

Capacitor fabrication methods and capacitor constructions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Capacitor fabrication methods and capacitor constructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitor fabrication methods and capacitor constructions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2838324