Bus control system incorporating the coupling of two split-trans

Details Bus control system incorporating the coupling of two split-trans Bus control system incorporating the coupling of two split-trans

1998-12-01

1999-08-24

Sheikh, Ayaz R.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

710128, G06F 1300

Patent

active

059419733

ABSTRACT:
In a data processing system, a plurality of modules connected to a system bus thereof are assigned with identifiers. When a source module initiates a split read access to another module, the source module sends an address of the access destination module and an identifier of the source module. When sending a response to the source module, the destination module returns response data and the identifier of the source module thereto. Checking the identifier from the destination module, the source module determines the response data returned as a response to the initiated access.

REFERENCES:
patent: 538224 (1895-02-01), Masas
patent: 3997896 (1976-12-01), Cassarine, Jr. et al.
patent: 4128883 (1978-12-01), Duke et al.
patent: 4232366 (1980-11-01), Levy et al.
patent: 4290102 (1981-09-01), Levy et al.
patent: 4543628 (1985-09-01), Ponfret
patent: 4785394 (1988-11-01), Fischer
patent: 4797815 (1989-01-01), Moore
patent: 4821174 (1989-04-01), Webb et al.
patent: 4821380 (1989-04-01), DeMesa, III et al.
patent: 4941088 (1990-07-01), Shaffer et al.
patent: 4953072 (1990-08-01), Williams
patent: 5001625 (1991-03-01), Thomas et al.
patent: 5146597 (1992-09-01), Williams
patent: 5191649 (1993-03-01), Cadambi et al.
patent: 5235684 (1993-08-01), Becker et al.
patent: 5237567 (1993-08-01), Nay et al.
patent: 5274787 (1993-12-01), Hirano et al.
patent: 5379384 (1995-01-01), Soloman
patent: 5414820 (1995-05-01), McFarland et al.
patent: 5483642 (1996-01-01), Okazawa et al.
patent: 5594880 (1997-01-01), Moyer et al.
J.A. Gallant, "Futurebus+", EDN, Oct. 1, 1990, pp. 87-98.
J. Cantrell, "Futurebus + Cache Coherence", WESCON '89 Conference Record, Nov. 14-15, 1989, pp. 602-607.
K.G. Langendoen et al, "Evaluation of Futurebus Hierarchical Caching", PARLE '91 -- Parallel Architectures and Languages Europe, vol. 1, Jun. 10-13, 1991, pp. 52-68.
M. Azimi et al, "Design and Analysis of a Hierarchical Snooping Cache Coherence System", Proceedings of the 27th Annual Allerton Conference on Communication, Control, and Computing, vol. 1, Sep. 28-30, 1988, pp. 109-118.
"Futirebis+ P896.1: Logical Layer Specifications," IEEE, 1990, pp. 89-90; and Abstract page May 16, 1991.

Affiliated with

Also associated with

Rating

Bus control system incorporating the coupling of two split-trans does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus control system incorporating the coupling of two split-trans, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus control system incorporating the coupling of two split-trans will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-462547