Static information storage and retrieval – Read/write circuit – Precharge
Patent
1989-05-05
1991-04-09
Hecker, Stuart N.
Static information storage and retrieval
Read/write circuit
Precharge
36523003, G11C 700, G11C 800
Patent
active
050070231
ABSTRACT:
The invention relates to a bit line precharge circuit of a multi-sectional memory array in which a first set of circuits gate a section decoding signal and a main bit line precharge pulse and a second set of circuits gate the section decoding signal and a main data line precharge pulse. The resultant signals from the first and second sets of circuits are fed into respective inverter circuits and then respectively into a bit line precharge circuit and a data line precharge circuit so that the operation margin of the section decoding signal increases by as much as the width of the main bit line precharge pulse.
REFERENCES:
patent: 4222112 (1980-09-01), Clemons et al.
patent: 4554646 (1985-11-01), Yoshimoto et al.
patent: 4592026 (1986-05-01), Matsukawa et al.
patent: 4723229 (1988-02-01), Hartgring et al.
patent: 4813021 (1989-03-01), Kai et al.
patent: 4817057 (1989-03-01), Kondo et al.
patent: 4823319 (1989-04-01), Pfennings
patent: 4845677 (1989-07-01), Chappell et al.
patent: 4858189 (1989-08-01), Ogiue et al.
patent: 4928268 (1990-05-01), Nogle et al.
patent: 4935901 (1990-06-01), Sasaki et al.
Hwang Sang-ki
Kim Byeong-yun
Hecker Stuart N.
Samsung Electronics Co,. Ltd.
Whitfield Michael A.
LandOfFree
Bitline precharge circuit of multi-sectional memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bitline precharge circuit of multi-sectional memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bitline precharge circuit of multi-sectional memory array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2040087