Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Die bond
Reexamination Certificate
2002-07-19
2004-10-05
Clark, Jasmine (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Die bond
C257S712000, C257S796000, C257S693000, C257S706000
Reexamination Certificate
active
06800948
ABSTRACT:
FIELD OF THE INVENTION
This invention relates in general to integrated circuit packaging, and In particular to an improved ball grid array package with improved thermal characteristics.
BACKGROUND OF THE INVENTION
High performance integrated circuit (IC) packages are well known in the art. Improvements in IC packages are driven by industry demands for increased thermal and electrical performance, decreased size and cost of manufacture.
In general, array packaging such as Plastic Ball Grid Array (PBGA) packages provide a high density of interconnects relative to the surface area of the package. However typical PBGA packages include a convoluted signal path, giving rise to high impedance and an inefficient thermal path which results in low thermal dissipation performance. With increasing package density, the spreading d heat generated by the device is increasingly important.
Reference is made to
FIG. 1
which shows an elevation view of a portion of a conventional fine pitch BGA (fpBGA) package indicated generally by the numeral
20
. The fpBGA package
20
includes a substrate
22
and a semiconductor die
24
attached to the substrate
22
by a die adhesive. Gold wire bonds electrically connect the die
24
to metal traces on the substrate
22
. The wire bonds and die
24
are encapsulated in a molding compound
26
. Solder balls
28
are disposed on the bottom surface of the substrate
22
for signal transfer. Because of the absence of a thermal path away from the semiconductor die, thermal dissipation in this package is very poor.
One method of improving heat dissipation is the addition of thermal vias in the substrate. The thermal vias connect the die
24
to some of the solder balls
28
for heat dissipation. The thermal vias are small and heat dissipation in high density packages is still poor.
Variations to conventional BGA packages have been proposed for the purpose of increasing thermal and electrical performance.
FIG. 2
shows an elevation view of a portion of a fpBGA package of the prior art with a heat sink
30
. The heat sink
30
is comprised of a metal plate added to the upper portion of the package
20
for dissipating heat from the package
20
. This package still suffers disadvantages, however, as heat must be dissipated from the silicon die
24
, first through the molding compound
26
and then through the heat sink
30
. Thus, heat dissipation away from the silicon die
24
in high density packages is still poor.
Another example of a variation to conventional BGA packages is described in U.S. Pat. No. 5,977,626, issued Nov. 2, 1999, the contents of which are incorporated herein by reference. The '626 patent discloses a PBGA package having a metal heat spreader in contact with an upper surface of the semiconductor die and ground pads on the substrate. The heat spreader is added to dissipate heat from the semiconductor die to the surrounding environment. These packages also suffer disadvantages, however. One particular disadvantage is that the heat spreader and semiconductor die have significantly different thermo-mechanical properties causing induced stress on the semiconductor die during thermal cycling.
It is therefore an object of an aspect of the present invention to provide a BGA package with enhanced thermal properties.
SUMMARY OF THE INVENTION
According to an aspect of the present invention, there is provided an integrated circuit package including a substrate having opposing first and second surfaces. The substrate has conductive traces disposed therein. A semiconductor die is mounted on the first surface of the substrate and a silicon heat sink is disposed on a portion of the semiconductor die. A plurality of wire bonds connect the semiconductor die to the conductive traces of the substrate and an overmold material covers the first surface of the substrate and a remainder of the semiconductor die. A ball grid array is disposed on the second surface of the substrate. Bumps of the ball grid array are in electrical connection with the conductive traces.
According to another aspect of the present invention, there is provided a process for fabricating an integrated circuit The process includes: mounting a semiconductor die to a first surface of a substrate; wire bonding the semiconductor die to conductive traces of the substrate; mounting a silicon heat sink on a portion of the semiconductor die; covering the substrate and a remainder of the semiconductor die with an overmold material; and forming a ball grid array on a second surface of the substrate. The first surface opposes the second surface. Bumps of the ball grid array are electrically connected to the conductive traces.
According to yet another aspect of the present invention, there is provided a process for fabricating an integrated circuit. The process includes: mounting a semiconductor die to a first surface of a substrate; wire bonding the semiconductor die to conductive traces of the substrate; mounting a collapsible structure on a portion of the semiconductor die; mounting a silicon heat sink on the collapsible structure; covering the substrate and a remainder of the semiconductor die with an overmold material; and forming a ball grid array on a second surface of the substrate. The first surface opposes the second surface. Bumps of the ball grid array are electrically connected to the conductive traces.
Advantageously, the silicon heat sink has substantially the same thermo-mechanical properties as the semiconductor die. Thus the coefficient of thermal expansion (CTE) and the elastic modulus of the silicon heat sink are substantially identical to the CTE and elastic modulus, respectively, of the semiconductor die. Also, blank silicon rejects can be used from production, thereby providing an inexpensive heat sink. In a further advantage, the silicon heat sink is mounted on the semiconductor die by a compliant adhesive or by a collapsible structure to inhibit induced stress on the die during molding and to inhibit cracking or damaging the semiconductor die. This structure permits a lack of mold flash on top of the exposed silicon heat sink.
In one aspect, the present invention provides a silicon heat sink mounted on the semiconductor die and having a surface exposed through the molding compound. Thus, a direct thermal path is provided from the semiconductor die to the environment
REFERENCES:
patent: 4698662 (1987-10-01), Young et al.
patent: 5172213 (1992-12-01), Zimmerman
patent: 5311060 (1994-05-01), Rostoker et al.
patent: 5339216 (1994-08-01), Lin et al.
patent: 5493153 (1996-02-01), Arikawa et al.
patent: 5610442 (1997-03-01), Schneider et al.
patent: 5639694 (1997-06-01), Diffenderfer et al.
patent: 5650663 (1997-07-01), Parthasarathi
patent: 5679978 (1997-10-01), Kawahara et al.
patent: 5705851 (1998-01-01), Mostafazadeh et al.
patent: 5977626 (1999-11-01), Wang et al.
patent: 5986885 (1999-11-01), Wyland
patent: 6037658 (2000-03-01), Brodsky et al.
patent: 6236568 (2001-05-01), Lai et al.
patent: 6251706 (2001-06-01), Paniccia
patent: 6323066 (2001-11-01), Lai et al.
patent: 6414385 (2002-07-01), Huang et al.
patent: 6462405 (2002-10-01), Lai et al.
patent: 6525421 (2003-02-01), Chia et al.
patent: 6631078 (2003-10-01), Alcoe et al.
patent: 2001/0015492 (2001-08-01), Akram et al.
patent: 2002/0005578 (2002-01-01), Kodama et al.
patent: 2002/0006718 (2002-01-01), DisTefano
patent: 2002/0185734 (2002-12-01), Zhao et al.
patent: 2003/0034569 (2003-02-01), Caletka et al.
patent: 100 15 962 (2001-10-01), None
patent: 2-278783 (1990-11-01), None
patent: 9-232690 (1997-09-01), None
U.S. patent application Ser. No. 10/647,696, Mohan Kirloskar et al., “Improved Ball Grid Array Package and Process For Manufacturing Same”, filing date: Aug. 25, 2003.
U.S. patent application Ser. No. 10/323,657, Chun Ho Fan et al., “Process For Manufacturing Ball Grid Array Package”, filing date: Dec. 20, 2002.
U.S. patent application Ser. No. 10/372,421, Joseph Andrew Martin et al., “Improved Ball Grid Array Package”, filing date: Feb. 24, 2003.
U.S. patent application Ser. No. 10/643,961, Chun Ho Fan et
Fan Chun Ho
Martin Joseph Andrew
Sze Ming Wang
Yeung Tak Sang
ASAT Ltd.
Clark Jasmine
Keating & Bennett LLP
LandOfFree
Ball grid array package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ball grid array package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ball grid array package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3330999