Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-02-28
2006-02-28
Pham, Hoai (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S301000, C438S670000
Reexamination Certificate
active
07005335
ABSTRACT:
A nanoscopic transistor is made by forming an oxide layer on a semiconductor substrate, applying resist, patterning the resist using imprint lithography to form a pattern aligned along a first direction, applying a first ion-masking material over the pattern, selectively lifting it off to leave a first ion mask to form a gate, forming doped regions by implanting a suitable dopant, applying another layer of resist and patterning the second resist layer using imprint lithography to form a second pattern aligned along a second direction, applying a second ion-masking material over the second pattern, selectively lifting it off to leave a second ion mask defined by the second pattern, and forming second doped regions in the substrate by implanting a suitable second dopant selectively in accordance with the second ion mask. The method may be used to make an array of nanoscopic transistors.
REFERENCES:
patent: 4833514 (1989-05-01), Esquivel et al.
patent: 5238855 (1993-08-01), Gill
patent: 5646888 (1997-07-01), Mori
patent: 5772905 (1998-06-01), Chou
patent: 6069380 (2000-05-01), Chou et al.
patent: 6128214 (2000-10-01), Keukes et al.
patent: 6256767 (2001-07-01), Keukes et al.
patent: 6294450 (2001-09-01), Chen et al.
patent: 6314019 (2001-11-01), Keukes et al.
patent: 6407443 (2002-06-01), Chen et al.
patent: 6432740 (2002-08-01), Chen
patent: 6458621 (2002-10-01), Beck
patent: 6459095 (2002-10-01), Heath et al.
patent: 6517995 (2003-02-01), Jacobson et al.
patent: 6518156 (2003-02-01), Chen et al.
patent: 6518189 (2003-02-01), Chau
patent: 2002/0130353 (2002-09-01), Lieber et al.
patent: 2003/0003775 (2003-01-01), Chen
patent: 2003/0042558 (2003-03-01), Noguchi et al.
patent: 0902465 (1999-03-01), None
Y. Chen et al., Appl. Phys. Letters V. 82(10) (Mar. 10, 2003), pp. 1610-1612.
D-Y. Khang et al., Appl. Phys. Letters V.75 (17),(Oct. 25, 1999), pp. 2599-2601.
X. Sun et al., J. Vac. Sci. Technol. B 16(6), Nov./Dec. 1998, pp. 3922-3925.
L. Guo et al, Appl. Phys. Letters, vol. 71 (Sep. 29, 1997) pp. 1881-1883.
L. Guo et al., Science V. 275(31), Jan. 1997, pp. 649-651.
P. R. Krauss et al., 1996 54th Annual Device Research Conf, IEEE, Jun. 24-26, 1996 pp. 194-195.
S. Y. Chou et al., J. Vac. Sci. Technol. B 14(6), Nov./Dec. 1996, pp. 4129-4133.
S. Y. Chou et al., Science V. 272 (Apr. 5, 1996), p. 85-87.
S. Y. Chou et al., Appl. Phys. Letters V. 76 (1995), pp. 3114-3116.
International Search Report for PCT Application No. PCT/IS2004/020675, filed Jun. 25, 2004, Hewlett-Packard Company, Search Report completed on Feb. 18, 2005.
Ghozeil Adam L
Kawamoto Galen H.
Peters Kevin
Stasiak James
Hewlett-Packard Development L.P.
Nguyen Dilinh
Pham Hoai
LandOfFree
Array of nanoscopic mosfet transistors and fabrication methods does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Array of nanoscopic mosfet transistors and fabrication methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array of nanoscopic mosfet transistors and fabrication methods will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3632953