Apparatus, method, and system to allocate redundant components

Details Apparatus, method, and system to allocate redundant components Apparatus, method, and system to allocate redundant components

2006-10-24

2006-10-24

Lamarre, Guy (Department: 2138)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Replacement of memory spare location, portion, or segment

Reexamination Certificate

active

07127647

ABSTRACT:
In general, a method, apparatus, and system determine the allocation of the one or more redundant components while fault testing the memory. In an embodiment of an apparatus, one or more memories and one or more processors are located on a single chip. Each memory has one or more redundant components associated with that memory. The one or more redundant components include at least one redundant column. The one or more processors contain redundancy allocation logic having an algorithm. The algorithm determines the allocation of the one or more redundant components to repair one or more defects detected in the one or more memories while fault testing the memory.

REFERENCES:
patent: 5513318 (1996-04-01), van de Goor et al.
patent: 5583463 (1996-12-01), Merritt
patent: 5608678 (1997-03-01), Lysinger
patent: 5960009 (1999-09-01), Gizopoulos et al.
patent: 5978935 (1999-11-01), Kim et al.
patent: 5978947 (1999-11-01), Kim et al.
patent: 6067262 (2000-05-01), Irrinki et al.
patent: 6181614 (2001-01-01), Aipperspach et al.
patent: 6255836 (2001-07-01), Schwarz et al.
patent: 6304989 (2001-10-01), Kraus et al.
patent: 6330696 (2001-12-01), Zorian et al.
patent: 6396760 (2002-05-01), Behera et al.
patent: 6397349 (2002-05-01), Higgins et al.
patent: 6408401 (2002-06-01), Bhavsar et al.
patent: 6496946 (2002-12-01), Bannatyne et al.
patent: 6510398 (2003-01-01), Kundu et al.
patent: 6519202 (2003-02-01), Shubat et al.
patent: 6574757 (2003-06-01), Park et al.
patent: 6651202 (2003-11-01), Phan
patent: 6691252 (2004-02-01), Hughes et al.
patent: 6766468 (2004-07-01), Barth et al.
patent: 6795942 (2004-09-01), Schwarz
Su, Chauchin, et. al., “A Computer Aided Engineering System for Memory BIST,” pp. 1-4, DAC, 2001.
Zorian, Yervant, “Embedding Infrastructure IP for SOC Yield Improvement,” Jun. 2002, 709-712, DAC.
Parvathala, Praveen, et. al., “FRITS—A Microprocessor Functional BIST Method,” Mar. 2002, pp. 590-598, ITC.
Change, Tsin-Yuan and Zorian, Yervant: “Tutorial 2: SoC Testing and P1500 Standard,” Asian Test Symposium 2000: 492.
Marinissen, Erik Jan, et. al.: “Wrapper Design for Embedded Core Test,” ITC 2000: 911-920.
Zorian, Yervant and Shoukourian, Samvel: “Embedded-Memory Test and Repair: Infrastructure IP for SoC Yield,” IEEE CS and IEEE CASS May-Jun. 2003: 58-66.
Benso, Alfredo, et. al.: “HD2BIST: a Hierarchical Framework for BIST Scheduling, Data Patterns Delivering and Diagnosis in SoCs,” ITC 2000: 892-901.
Gizopoulos, Dimitris, et. al.: “Low Power/Energy BIST Scheme for Datapaths,” VTS 2000: 23-28.
Vardanian, Valery A. and Zorian, Yervant: “A March-based Fault Location Algorithm for Static Random Access Memories,” MDTD 2002: 256-261.
Benso, Alfredo, et. al., “HD-BIST: A Hierarchical Framework for BIST Scheduling and Diagnosis in SoCs,” ITC 1999: 1038-1044.
Yervant Zorian: “System-Chip Test Strategies” (Tutorial): DAC 1998: 752-757.
Ilyoung Kim, Yervant Zorian, Goh Komoriya, Hai Pham, Frank P. Higgins, Jim L. Lewandowski: “Built-in Self-Repair for Embedded High Density SRAM.” ITC 1998: 1112-1119.
Yervant Zorian, Erik Jan Marinissen, Sujit Dey: “Testing Embedded-Core Based System Chips.” ITC 1998: pp. 1-14.
Yervant Zorian, Erik Jan Marinissen, “System Chip Test: How Will It Impact Your Design?” pp. 1-6, DAC, 2000.
Monica Lobetti Bodoni, Alfredo Benso, Silvia Chiusano, Stefano DiCarlo, Giorgio DiNatale, Paolo Prinetto, “An Effective Distributed BIST Architecture for RAMs,” pp. 1-6, IEEE European Test Workshop, 2000.
S. Shoukourian, V. Vardanian, Y. Zorian, “An Approach for Evaluation of Redundancy Analysis Algorithms”, The Proceedings of IEEE Int. Workshop on Memory Technology, Design and Testing, 2001.
D. K. Bhavsar, “An Algorithm for Row-Column Self-Repair of RAMs and its Implementation in the Alpha 21264”, Proc. ITC'1999, pp. 311-318.
T. Kawagoe, J. Ohtani, M. Niiro et al, “A Built-In Self-Repair Analyzer (CRESTA) for embedded DRAMs”, Proc. ITC'2000, pp. 567-574.

Affiliated with

Also associated with

Rating

Apparatus, method, and system to allocate redundant components does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus, method, and system to allocate redundant components, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, method, and system to allocate redundant components will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3658065