Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1998-11-05
2000-04-04
Wright, Norman Michael
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
714 27, 714729, 714739, 714742, 710 14, G06F 1300, G06F 1126
Patent
active
06047386&
ABSTRACT:
An apparatus for allowing a RAM array within an SRAM to be tested via scan ATPG is disclosed. A first clocked flip-flop has a data input latched high, a scan-in input latched high, a clock input coupled to a signal source generating a periodic waveform, a scan-enable input coupled to a scan enable signal, and an output. The first flip-flop inverts the data input at the output when the scan enable signal is low, and places the scan-in input signal at the output when the scan enable signal is high. A second clocked flip-flop has a data input coupled to the output of the first flip-flop, a scan-in input latched high, a clock input coupled to the signal source, a scan enable input coupled to the scan enable signal, and an output. The second flip-flop inverts the data input at the output when the scan enable signal is low, and places the scan-in input signal at the output when the scan enable signal is high. An AND gate has a first input coupled to an inversion of the scan enable signal, a second input coupled to the output of the second flip-flop, and an output coupled to a write enable input to the SRAM.
REFERENCES:
patent: 5363383 (1994-11-01), Nimishakavi
patent: 5412662 (1995-05-01), Honma et al.
patent: 5459733 (1995-10-01), Alapat
patent: 5499249 (1996-03-01), Agrawal et al.
patent: 5539753 (1996-07-01), Connor et al.
patent: 5604756 (1997-02-01), Kawata
patent: 5696770 (1997-12-01), Lo
patent: 5761489 (1998-06-01), Broseghini et al.
patent: 5881218 (1999-03-01), Sanghani et al.
patent: 5887004 (1999-03-01), Walther
patent: 5896396 (1999-04-01), Sanghani et al.
patent: 5898702 (1999-04-01), Narayana et al.
patent: 5923835 (1999-07-01), Sanghani et al.
Sanghani Amit D.
Sridhar Narayanan
Sun Microsystems Inc.
Wright Norman Michael
LandOfFree
Apparatus for scan test of SRAM for microprocessors having full does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for scan test of SRAM for microprocessors having full , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for scan test of SRAM for microprocessors having full will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-375049