Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2007-05-15
2007-05-15
Patel, Gautam R. (Department: 2627)
Electrical computers and digital processing systems: processing
Processing control
Branching
Reexamination Certificate
active
09174434
ABSTRACT:
An apparatus and method for branch prediction are disclosed. The branch predictor has four portions. The first includes a bimodal branch predictor in series with a local branch predictor; the second includes a global branch predictor. The first and second portions are in parallel and operate concurrently, and each provide an output received by the fourth portion. The third portion receives address data and selection data, and also provides output to the fourth portion. The fourth portion receives these outputs, and provides a branch prediction. The branch prediction is a selection of either the output from the first portion or the output from the second portion, based upon selection criteria received from the third portion.
REFERENCES:
patent: 5392410 (1995-02-01), Liu
patent: 5548742 (1996-08-01), Wang et al.
patent: 5634027 (1997-05-01), Saito
patent: 5687360 (1997-11-01), Chang
patent: 5758142 (1998-05-01), McFarling et al.
patent: 5764946 (1998-06-01), Tran et al.
patent: 5802576 (1998-09-01), Tzeng et al.
patent: 5978907 (1999-11-01), Tran et al.
patent: 5987599 (1999-11-01), Poplingher et al.
patent: 6073230 (2000-06-01), Pickett et al.
patent: 6079003 (2000-06-01), Witt et al.
Webster's II New Riverside Dictionary. Houghton Mifflin Company 1994; pp. 1-3.
Andrew S. Tanenbaum (Structured Computer Organization), 1990, Third Edition, Simon & Schuter; p. 11.
McFarling, “Serial Branch Prediction,” (Nov. 1996).
Su and Zhou, “A Comparative Analysis of Branch Prediction Schemes,” undated.
Evers, Chang and Patt, “Using Hybrid Branch Predictors To Improve Branch Prediction Accuracy In The Presence Of Context Switches,”, undated.
Patel, Friendly and Patt, “Critical Issues Regarding The Trace Cache Fetch Mechanism,” undated.
Yeh, Marr and Patt, “Increasing The Instruction Fetch Rate via Multiple Branch Prediction And A Branch Address Cache,” (Jul. 1993).
S. McFarling, “Combined Branch Predictors,” Technical Note TN-36, DEC-WRL. Palo Alto, California, Jun. 1993.15 Pages.
E. Rotenberg et al., “Trace Cache: a low latency approach to high bandwidth instruction fetching”. Proceeding of the 29th. International Symposium on Computer Architecture.© 1996, IEEE. pp. 24-35.
Baweja Gunjeet
Kumar Harsh
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Patel Gautam R.
LandOfFree
Apparatus and method for branch prediction utilizing a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for branch prediction utilizing a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for branch prediction utilizing a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3781712