Apparatus and method for bit pattern learning and computer...

Details Apparatus and method for bit pattern learning and computer... Apparatus and method for bit pattern learning and computer...

2007-07-17

2007-07-17

Ton, David (Department: 2138)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S785000

Reexamination Certificate

active

11093244

ABSTRACT:
A computer calculates bit patterns of syndromes for all candidate bit patterns of reception words that are input in ECC-EOR circuits of a logic circuit. The bit patterns of the syndromes are stored as possible bit patterns. Request bit patterns are propagated when an error occurs, and are allocated to the syndromes. Implication processing is performed, and the request bit patterns are compared with the possible bit patterns.

REFERENCES:
patent: 4254399 (1981-03-01), Burkhardt et al.
patent: 4651289 (1987-03-01), Maeda et al.
patent: 4805225 (1989-02-01), Clark
patent: 4827522 (1989-05-01), Matsuura et al.
patent: 5524175 (1996-06-01), Sato et al.
patent: 6130625 (2000-10-01), Harvey
patent: 6275799 (2001-08-01), Iso
patent: 5-5774 (1993-01-01), None

Affiliated with

Also associated with

Rating

Apparatus and method for bit pattern learning and computer... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for bit pattern learning and computer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for bit pattern learning and computer... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3816910