Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-04-18
2006-04-18
Ton, David (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S718000
Reexamination Certificate
active
07032149
ABSTRACT:
A circuit for adapting a level sensitive memory device to exhibit edge-triggered behavior. The adapter circuit can be used with testing modules that expect edge-triggered behavior. The adapting circuit may include address decoding circuitry and output storage and delay circuitry.
REFERENCES:
patent: 5463338 (1995-10-01), Yurash
patent: 5504441 (1996-04-01), Sigal
patent: 5831868 (1998-11-01), Beausang et al.
patent: 6529033 (2003-03-01), Park et al.
patent: 6564347 (2003-05-01), Mates
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Ton David
LandOfFree
Apparatus and method for adapting a level sensitive device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for adapting a level sensitive device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for adapting a level sensitive device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3599911