Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-01-11
2005-01-11
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S455000
Reexamination Certificate
active
06841450
ABSTRACT:
The present invention provides an annealed wafer manufacturing method using a heat treatment method causing no change in resistivity of a wafer surface even when a silicon wafer having boron deposited on a surface thereof from an environment is subjected to heat treatment in an insert gas atmosphere and enabling the heat treatment in an ordinary diffusion furnace not requiring a sealed structure for increasing airtightness nor any specific facility such as explosion-proof facility. The present invention also provides an annealed wafer in which a boron concentration in the vicinity of a surface thereof is constant and crystal defects are annihilated. In the annealed wafer manufacturing method, a silicon wafer having a natural oxide film formed on a surface thereof with boron deposited thereon from an environment is subjected to heat treatment in an atmosphere containing hydrogen gas to remove the deposited boron before the natural oxide film is removed, and then is subjected to heat treatment in an inert gas atmosphere.
REFERENCES:
patent: 6143629 (2000-11-01), Sato
patent: 6444533 (2002-09-01), Lyding et al.
patent: 6492682 (2002-12-01), Akiyama et al.
patent: 20020020096 (2002-02-01), Dusink
patent: 20020160591 (2002-10-01), Akiyama et al.
patent: 10-144697 (1998-05-01), None
patent: 10-155698 (1998-05-01), None
patent: 2000-252225 (2000-09-01), None
International Patent Search dated Dec. 18, 2001.
Iida Makoto
Kobayashi Norihiro
Nagoya Takatoshi
Qu Wei Feig
Tamatsuka Masaro
Luk Olivia T.
Niebling John F.
Shin-Etsu Handotai & Co., Ltd.
LandOfFree
Annealed wafer manufacturing method and annealed wafer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Annealed wafer manufacturing method and annealed wafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Annealed wafer manufacturing method and annealed wafer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3376229