Static information storage and retrieval – Read/write circuit – Flip-flop used for sensing
365194, 365207, G11C 700
A dynamic random access memory device having a number of sense amplifier banks (404a-404h) is disclosed. Each sense amplifier bank (404a-404h) has an associated memory array (402a-402h) and supply switch (406a-406h). In a given sense operation, data signals are coupled from a memory array (402a-402h) to its associated sense amplifier bank (404a-404h). Selection of the memory array (402a-402h) is determined by address signals (MS0-MS7). The supply switches (406a-406h) provide a sense amplifier supply voltage at a supply node (708) of its associated sense amplifier bank (404a-404h). At the initial portion of a sense operation, the supply switch (406a-406h) couples the high power supply voltage (VDD) to its associated supply node (708). After a predetermined time period, the supply switch couples a reduced array voltage (VDL) to its associated supply node (708). The switching operation is determined by an overdrive signal (SAOV). The timing of the SAOV signal is based upon the location of the memory array (402a-402h) which is being accessed in the sense operation.
patent: 5477498 (1995-12-01), Ooishi
patent: 5793689 (1998-08-01), Yoon et al.
patent: 6028812 (2000-02-01), Tanaka
patent: 6061278 (2000-05-01), Kato et al.
Brady III Wade James
Dinh Son T.
Telecky Jr. Frederick J.
Texas Instruments Incorporated
Address controlled sense amplifier overdrive timing for semicond does not yet have a rating. At this time, there are no reviews or comments for this patent.If you have personal experience with Address controlled sense amplifier overdrive timing for semicond, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address controlled sense amplifier overdrive timing for semicond will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1002406