Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2000-05-16
2002-11-05
Flynn, Nathan (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S296000, C257S306000, C257S330000, C257S334000, C438S242000, C438S244000, C438S253000, C438S387000, C438S396000
Reexamination Certificate
active
06476434
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to semiconductor memory devices, and in particular, the present invention relates to a folded bit line memory cell structure including buried bit and word lines for a dynamic random access memory device.
BACKGROUND OF THE INVENTION
The memory cells of dynamic random access memories (DRAMs) are comprised of two main components, a field-effect transistor (FET) and a capacitor which functions as a storage element The need to increase the storage capability of semiconductor memory devices has led to the development of very large scale integrated (VLSI) cells which provides a substantial increase in component density.
However, the extension of dynamic random access memories beyond the megabit range has placed large demands on the storage capacitance in single transistor memory cells. The problem is compounded by the trend for reduction in power supply voltages which results in stored charge reduction and leads to degradation of immunity to alpha particle induced soft errors, both of which require that the storage capacitance be even larger. As the cell size for dynamic random access memory (DRAM) cells is reduced to that necessary for Gigabit density and greater, there are three major impediments to cell size reduction which can be overcome only by significant innovation in the cell structure.
Cell structures used through the 256 Megabit generation have been fundamentally limited to a size of at least 8 F
2
, where F is a minimum lithographic feature size. This size limitation is imposed by the wiring requirements of passing both an active and passing word lines through the cell to achieve the low noise benefits of folded bit line architecture. This limitation can be removed by either relinquishing the folded bit line architecture or by devising a sub lithographic wiring technique. A further limitation is imposed by the area required to form the source region, the drain region and the channel region of the FET array device on a planar surface. Another limitation is imposed by the area that is required for fabricating the storage capacitor which, in a stacked capacitor technology, must compete with the bit line and word line wiring for space above the silicon surface.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a memory cell structure for a semiconductor memory device, such as dynamic random access memory device, which employs a folded bit line architecture and in which the surface area of the memory cells is minimized, providing a memory cell structure that is less than 8 F
2
in size, resulting in increased density for the memory device.
SUMMARY OF THE INVENTION
The present invention provides a memory array cell structure for a semiconductor memory device. The memory array includes buried bit and word lines, and access transistors are formed as vertical structures on the bit lines. Isolation trenches extend orthogonally to the bit lines between the access transistors of adjacent memory cells. First and second word lines, which are located in each of the isolation trenches, are adapted to gate alternate ones of the access transistors located adjacent to the trench, allowing both an active and a passing word line to be contained within each memory cell, thereby providing a folded bit line architecture for the memory array. The width of the access transistors is determined by the width F of the bit lines, where F is a minimum feature size. The word line wiring is achieved on a 0.5F pitch by using sidewall spacer defined conductors that are oriented vertically widthwise within the trench. Thus, each memory cell of the memory array has a surface area that is approximately 4 F
2
while maintaining a folded bit line architecture. The memory cell structure provided by the invention results in a high density semiconductor memory array having an improved topography and which achieves the low noise benefits of a folded bit line architecture.
Further in accordance with the invention, there is provided a method for producing a memory array including a plurality of memory cells on a semiconductor substrate. The method includes the steps of providing a semiconductor substrate and forming a plurality of layers of semiconducting material on a surface of the substrate, including a first layer of a material of a first conductivity type formed on the substrate, a second layer of a material of a second conductivity type formed on the first layer, and a third layer of a material of the first conductivity type formed on the second layer. Then, a plurality of first trenches are formed in the layers of semiconducting material to form a plurality of bars having the first, second and third layers of semiconducting material, with the first layer of semiconducting material of each of the bars functioning as a bit line for the memory array. A plurality of second trenches are formed in the stack of layers of semiconducting material in a direction that is orthogonal to the direction of the bit lines to define a plurality of in-line access transistors on each of the bit lines, with each of the access transistors having a vertical channel region, defined by the second layer of material, exposed in a sidewall of one of the second trenches. A gate oxide is formed on a sidewall of the trench, overlying the channel regions of each of the access transistors. Then, first and second word lines are formed in each of the second trenches, with the first word line extending in the proximity of the channel regions of the access transistors on first alternate ones of the bit lines; and with the second word line extending in the proximity of the channel regions of the access transistors on second alternate ones of the bit lines. Then, the second trenches are filled with a dielectric material to bury the first and second word lines in the dielectric material in the second trenches. The method can be carried out using either bulk silicon or silicon on insulator processing techniques.
REFERENCES:
patent: 3657575 (1972-04-01), Taniguchi et al.
patent: 3806741 (1974-04-01), Smith
patent: 4051354 (1977-09-01), Choate
patent: 4252579 (1981-02-01), Ho et al.
patent: 4604162 (1986-08-01), Sobczak
patent: 4630088 (1986-12-01), Ogura et al.
patent: 4663831 (1987-05-01), Birrittella et al.
patent: 4673962 (1987-06-01), Chatterjee et al.
patent: 4740826 (1988-04-01), Chatterjee
patent: 4761768 (1988-08-01), Turner et al.
patent: 4766569 (1988-08-01), Turner et al.
patent: 4920065 (1990-04-01), Chin et al.
patent: 4929988 (1990-05-01), Yoshikawa
patent: 4949138 (1990-08-01), Nishimura
patent: 4958318 (1990-09-01), Harari
patent: 4987089 (1991-01-01), Roberts
patent: 5001526 (1991-03-01), Gotou
patent: 5006909 (1991-04-01), Kosa
patent: 5017504 (1991-05-01), Nishimura et al.
patent: 5021355 (1991-06-01), Dhong et al.
patent: 5028977 (1991-07-01), Kenneth et al.
patent: 5057896 (1991-10-01), Gotou
patent: 5072269 (1991-12-01), Hieda
patent: 5102817 (1992-04-01), Chatterjee et al.
patent: 5110752 (1992-05-01), Lu
patent: 5128831 (1992-07-01), Fox, III et al.
patent: 5140388 (1992-08-01), Bartelink
patent: 5156987 (1992-10-01), Sandhu et al.
patent: 5177028 (1993-01-01), Manning
patent: 5177576 (1993-01-01), Kimura et al.
patent: 5202278 (1993-04-01), Mathews et al.
patent: 5208657 (1993-05-01), Chatterjee et al.
patent: 5216266 (1993-06-01), Ozaki
patent: 5223081 (1993-06-01), Doan
patent: 5266514 (1993-11-01), Tuan et al.
patent: 5276343 (1994-01-01), Kumagai et al.
patent: 5292676 (1994-03-01), Manning
patent: 5316962 (1994-05-01), Matsuo et al.
patent: 5320880 (1994-06-01), Sandhu et al.
patent: 5327380 (1994-07-01), Kersh, III et al.
patent: 5376575 (1994-12-01), Kim et al.
patent: 5379255 (1995-01-01), Shah
patent: 5382540 (1995-01-01), Sharma et al.
patent: 5385854 (1995-01-01), Batra et al.
patent: 5391911 (1995-02-01), Beyer et al.
patent: 5392245 (1995-02-01), Manning
patent: 5393704 (1995-02-01), Huang et al
Ahn Kie Y.
Forbes Leonard
Noble Wendell P.
Flynn Nathan
Micron Tecnology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
Wilson Scott R
LandOfFree
4 F2 folded bit line dram cell structure having buried bit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with 4 F2 folded bit line dram cell structure having buried bit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and 4 F2 folded bit line dram cell structure having buried bit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2926013