Reduced power usage in a memory for a programmable logic device
Refresh scheme for redundant word lines
Register bank bit lines
Resistance semiconductor memory device having...
RISC processor having improved instruction fetching capability a
Row access information transfer device using internal wiring...