Circuit configuration for generating even-numbered duty factors
Clock divider circuit incorporating a J-K flip-flop as the count
Clock signal generation
Counter circuit and reset therefor
Counter circuit having improved output response
Counter device
Counter having a plurality of cascaded flip-flops