Balanced allocation of multiple resources, or of multiple...
Balanced bitcell for a multi-port register file
Bank sharing and refresh in a shared multi-port memory device
Base address generation in a multi-processing system having plur
Blocking symbol control in a computer system to serialize access
Bus arbitration circuit responsive to latency of access...
Bus protocol for a switchless distributed shared memory...