Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2006-01-17
2006-01-17
Ellis, Kevin L. (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
Reexamination Certificate
active
06988173
ABSTRACT:
A bus protocol is disclosed for a symmetric multiprocessing computer system consisting of a plurality of nodes, each of which contains a multitude of processors, I/O devices, main memory and a system controller comprising an integrated switch with a top level cache. The nodes are interconnected by a dual concentric ring topology. The bus protocol is used to exchange snoop requests and addresses, data, coherency information and operational status between nodes in a manner that allows partial coherency results to be passed in parallel with a snoop request and address as an operation is forwarded along each ring. Each node combines it's own coherency results with the partial coherency results it received prior to forwarding the snoop request, address and updated partial coherency results to the next node on the ring. The protocol allows each node in the system to see the final coherency results without requiring the requesting node to broadcast these results to all the other nodes in the system. The bus protocol also allows data to be returned on one of the two rings, with the ring selection determined by the relative placement of the source and destination nodes on each ring, in order to control latency and data bus utilization.
REFERENCES:
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5673413 (1997-09-01), Deshpande et al.
patent: 5878268 (1999-03-01), Hagersten
patent: 5940856 (1999-08-01), Arimilli et al.
patent: 5940864 (1999-08-01), Arimilli et al.
patent: 5943684 (1999-08-01), Arimilli et al.
patent: 5943685 (1999-08-01), Arimilli et al.
patent: 6018791 (2000-01-01), Arimilli et al.
patent: 6115804 (2000-09-01), Carpenter et al.
patent: 6253292 (2001-06-01), Jhang et al.
patent: 6611906 (2003-08-01), McAllister et al.
patent: 2004/0008721 (2004-01-01), Ying et al.
patent: 2004/0117569 (2004-06-01), Kyung
Blake Michael A.
German Steven M.
Mak Pak-kin
Seigler Adrian E.
Van Huben Gary A.
Doan Duc T
Ellis Kevin L.
Shkurko Eugene
LandOfFree
Bus protocol for a switchless distributed shared memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus protocol for a switchless distributed shared memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus protocol for a switchless distributed shared memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3596615