Three-dimensional graphics accelerator with an improved vertex b
Tile memory mapping for increased throughput in a dual bank acce
Tiled memory addressing with programmable tile dimensions
Tiling in picture memory mapping to minimize memory bandwidth in