Semiconductor memory device having an improved timing signal gen

Details Semiconductor memory device having an improved timing signal gen Semiconductor memory device having an improved timing signal gen

1988-01-28

1989-10-31

Hecker, Stuart N.

Static information storage and retrieval

Read/write circuit

Precharge

365226, 36518911, 36518909, G11C 700, G11C 1140

Patent

active

048782017

ABSTRACT:
A drive timing signal generator for generating a drive timing signal used for driving transfer gate transistors in a memory device, is disclosed. The generator includes a boost circuit for operative generating a boosted voltage above the power voltage and an additional boost circuit for further boosting the boosted voltage generated by the boost circuit after the generation of the boosted voltage in a write mode.

REFERENCES:
patent: 4636981 (1987-01-01), Ogura
patent: 4733371 (1988-04-01), Terada et al.
patent: 4748349 (1988-05-01), McAlexander et al.
patent: 4750155 (1988-06-01), Hsieh
patent: 4751679 (1988-06-01), Dehganpour
patent: 4752699 (1988-06-01), Cranford, Jr. et al.
patent: 4767950 (1988-08-01), Schrenk
patent: 4769784 (1988-09-01), Dowca et al.
patent: 4769792 (1988-09-01), Nogami et al.
patent: 4780854 (1988-10-01), Watanake et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device having an improved timing signal gen does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having an improved timing signal gen, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having an improved timing signal gen will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-630408