Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2010-01-20
2011-11-08
Parker, Kenneth (Department: 2815)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257S301000, C257SE21646, C438S218000, C438S221000
Reexamination Certificate
active
08053309
ABSTRACT:
A semiconductor device includes a semiconductor substrate that includes first and second regions; first, second, and third insulating layers; a capacitor dielectric layer that includes first and second dielectric layers; a gate insulating layer formed on the first and second regions; a gate formed on the gate insulating layer of the second region; a first capacitor electrode formed on the capacitor dielectric layer; and impurity regions formed in the semiconductor substrate on sides of the gate. The first and second regions include first and second trenches, respectively. The third insulating layer is formed on the second insulating layer, which is formed on the first insulating layer, which is formed on an inner surface of the second trench. The second dielectric layer is formed on the first dielectric layer, which is formed on an inner surface of the first trench.
REFERENCES:
patent: 6503793 (2003-01-01), Chittipeddi et al.
patent: 7015090 (2006-03-01), Okazaki et al.
patent: 7022565 (2006-04-01), Kao
patent: 7037776 (2006-05-01), Huang et al.
patent: 7414278 (2008-08-01), Sugatani et al.
patent: 2001/0052610 (2001-12-01), Leung et al.
patent: 2002/0053691 (2002-05-01), Leung et al.
patent: 2002/0158303 (2002-10-01), Kuroi et al.
patent: 2006/0033141 (2006-02-01), Okazaki et al.
patent: 2007/0298567 (2007-12-01), Lee et al.
patent: 62-067862 (1987-03-01), None
patent: 100266281 (2000-06-01), None
patent: 10-2005-0063102 (2005-06-01), None
patent: 10-2005-0070799 (2005-07-01), None
Korean Patent Office Action dated Aug. 28, 2007, for corresponding Korean Patent Application No. 10-2006-0063534.
Harness & Dickey & Pierce P.L.C.
Parker Kenneth
Samsung Electronics Co,. Ltd.
Spalla David
LandOfFree
Methods of fabricating semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of fabricating semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of fabricating semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4277831