Test interface for memory elements

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S718000, C714S726000

Reexamination Certificate

active

07844871

ABSTRACT:
A method for testing memory elements of an integrated circuit with an array built in self test (ABIST) comprises providing an ABIST interface to interface between an ABIST engine and a plurality of latches of a memory element under test, providing a multiplex (MUX) stage adjacent a scan input port of each latch, providing functional signal inputs to a data input port of the latches, setting the latches to an ABIST mode by activating an ABIST enable signal and delivering the ABIST enable signal to each of the latches, generating a plurality of ABIST test signals with the ABIST engine, applying the ABIST test signals in parallel to the scan input ports of the latches, determining whether one or more test patterns have been executed, and setting the latches to a normal run mode by deactivating the ABIST enable signal.

REFERENCES:
patent: 6073254 (2000-06-01), Whetsel
patent: 6185709 (2001-02-01), Dreibelbis et al.
patent: 6643807 (2003-11-01), Heaslip et al.
patent: 7161175 (2007-01-01), Shau
patent: 7310756 (2007-12-01), Whetsel
patent: 7340658 (2008-03-01), Seuring
patent: 2009/0083592 (2009-03-01), Tanaka et al.
patent: WO 2008/078229 (2008-07-01), None
Tilman Glökler, “Enabling Large-Scale Pervasive Logic Verification through Multi-Algorithmic Formal Reasoning,” pp. 1-8, 2006.
Dac C. Pham, “Overview of the Architecture, Circuit Design, and Physical Implementation of a First-Generation Cell Processor,” pp. 1-18; Jan. 2006.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Test interface for memory elements does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Test interface for memory elements, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test interface for memory elements will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4173110

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.