Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-11-30
2009-11-10
Trinh, Michael (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S283000, C438S284000, C438S300000, C257SE21421
Reexamination Certificate
active
07615429
ABSTRACT:
Integrated circuit field effect transistor devices include a substrate having a surface and an active channel pattern on the surface. The active channel pattern includes channels that are stacked upon one another and are spaced apart from one another to define at least one tunnel between adjacent channels. A gate electrode surrounds the channels and extends through the at least one tunnel. A pair of source/drain regions also is provided. Integrated circuit field effect transistors are manufactured, by forming a pre-active pattern on a surface of a substrate. The pre-active pattern includes a series of interchannel layers and channel layers stacked alternately upon each other. Source/drain regions are formed on the substrate at opposite ends of the pre-active pattern. The interchannel layers are selectively removed to form tunnels. A gate electrode is formed in the tunnels and surrounding the channels.
REFERENCES:
patent: 4996574 (1991-02-01), Shirasaki
patent: 5221849 (1993-06-01), Goronkin et al.
patent: 5360751 (1994-11-01), Lee
patent: 5412224 (1995-05-01), Goronkin et al.
patent: 5583362 (1996-12-01), Maegawa
patent: 5864129 (1999-01-01), Boyd
patent: 5965914 (1999-10-01), Miyamoto
patent: 6004837 (1999-12-01), Gambino et al.
patent: 6049107 (2000-04-01), Peidous
patent: 6190234 (2001-02-01), Swedek et al.
patent: 6239472 (2001-05-01), Shenoy
patent: 6365465 (2002-04-01), Chan et al.
patent: 6413802 (2002-07-01), Hu et al.
patent: 6432789 (2002-08-01), Gris
patent: 6440806 (2002-08-01), Xiang
patent: 6444506 (2002-09-01), Kusumoto et al.
patent: 6639246 (2003-10-01), Honda
patent: 6689650 (2004-02-01), Gambino et al.
patent: 6864129 (2005-03-01), Risch et al.
patent: 6967377 (2005-11-01), Cohen et al.
patent: 2002/0149031 (2002-10-01), Kim et al.
patent: 2004/0056285 (2004-03-01), Cabral, Jr. et al.
patent: 199 28 564 (2004-01-01), None
patent: 1 056 135 (2000-11-01), None
patent: 1 188 188 (2005-03-01), None
patent: 11-8390 (1999-01-01), None
patent: 2000-340793 (2000-12-01), None
patent: 95002202 (1995-03-01), None
Combined Search and Examination Report Under Sections 17 and 18(3), GB 0321985.4, Mar. 17, 2004.
Notice to Submit Response, Korean Patent Application No. 10-2002-0059886, Sep. 2, 2004.
Translation of an Official Letter as issued by the German Patent and Trademark Office, Application No. 103 39 920.8-33, Nov. 4, 2004.
Choe Jeong-Dong
Kim Seong-Ho
Kim Sung-Min
Lee Chang-Sub
Lee Shin-Ae
Myers Bigel Sibley & Sajovec P.A.
Samsung Electronics Co,. Ltd.
Trinh Michael
LandOfFree
Methods of fabricating field effect transistors having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of fabricating field effect transistors having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of fabricating field effect transistors having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4128573