Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2005-12-20
2008-12-02
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S724000, C714S726000, C714S732000
Reexamination Certificate
active
07461309
ABSTRACT:
Systems and methods for performing logic tests in digital circuits with means for segmentation and output of data through limited I/O ports. In one embodiment, a system includes test circuitry coupled to target logic under test, where the test circuitry is configured to perform logic tests on the target logic using input data and thereby generate signature data. The system includes a first number of I/O ports that are shared for input and output and alternately convey the input data to the test circuitry and output the signature data generated by the test circuitry. The signature data includes a second number of bits greater than the number of I/O ports. The test circuitry is configured in a first mode to successively output multiple segments of the signature data through the I/O ports, where each segment has a number of bits no greater than the number of I/O ports.
REFERENCES:
patent: 6240537 (2001-05-01), Sim
patent: 6671644 (2003-12-01), Huisman et al.
patent: 6715105 (2004-03-01), Rearick
patent: 6807645 (2004-10-01), Angelotti et al.
patent: 7099783 (2006-08-01), Hasegawa et al.
patent: 7237162 (2007-06-01), Wohl et al.
patent: 2005/0097419 (2005-05-01), Rajski et al.
patent: 2007/0089004 (2007-04-01), Gloekler et al.
Barnhart et al., OPMISR: The Foundation for Compressed ATPG Vectors, Oct.-Nov. 2001, IEEE, pp. 748-757.
Barnhart et al., Extending OPMISR beyond 10× scan test efficiency, Sep.-Oct. 2002, IEEE, vol. 19, Issue 5, pp. 65-73.
Chickermane et al., Channel masking synthesis for efficient on-chip test compression, 2004, IEEE, pp. 452-461.
Riley et al., Testability features of the first-generation Cell processor, Nov. 8-10, 2005, IEEE, pp. 1-9.
Britt Cynthia
Kabushiki Kaisha Toshiba
Law Offices of Mark L. Berrier
Tabone, Jr. John J
LandOfFree
Systems and methods for providing output data in an LBIST... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for providing output data in an LBIST..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for providing output data in an LBIST... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4040483