Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-09-02
2008-09-02
Malsawma, Lex (Department: 2892)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S304000, C257SE21179
Reexamination Certificate
active
11329623
ABSTRACT:
A transistor having a gate dielectric layer of partial thickness difference and a method of fabricating the same are provided. The method includes forming a gate dielectric layer having a main portion with a relatively thin thickness formed on a semiconductor substrate, and a sidewall portion with a relatively thick thickness formed on both sides of the main portion. A first gate is formed overlapping the main portion of the gate dielectric layer, and forming a second gate layer covering the sidewall portion of the gate dielectric layer and covering the first gate. The second gate layer is etched, thereby forming second gates patterned with a spacer shape on sidewalls of the first gate. The exposed sidewall portion of the gate dielectric layer is selectively etched using the second gates as a mask, thereby forming a pattern of the gate dielectric layer to be aligned with the second gates. A source/drain is formed in a portion of the semiconductor substrate exposed by the second gates.
REFERENCES:
patent: 5290720 (1994-03-01), Chen
patent: 5358879 (1994-10-01), Brady et al.
patent: 5600168 (1997-02-01), Lee
patent: 6784483 (2004-08-01), Chen
patent: 6806517 (2004-10-01), Kim et al.
patent: 6911691 (2005-06-01), Tomiie et al.
patent: 6967143 (2005-11-01), Mathew et al.
patent: 7217624 (2007-05-01), Lim et al.
patent: 2004/0026733 (2004-02-01), Tomiie et al.
patent: 2004/0135212 (2004-07-01), Dokumaci et al.
patent: 2004/0183106 (2004-09-01), Kim et al.
patent: 2003-051558 (2003-02-01), None
patent: 10-2003-0013624 (2003-02-01), None
patent: 10-2003-0051038 (2003-06-01), None
patent: 10-2004-0082018 (2004-09-01), None
patent: 02/099893 (2002-12-01), None
Choi Byung-yong
Kim Dong-won
Oh Chang-woo
Park Dong-gun
Malsawma Lex
Mills & Onello LLP
Samsung Electronics Co,. Ltd.
LandOfFree
Transistor having gate dielectric layer of partial thickness... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transistor having gate dielectric layer of partial thickness..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor having gate dielectric layer of partial thickness... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3922558