Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-02-13
2007-02-13
Le, Dung A. (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S637000, C438S672000, C438S700000
Reexamination Certificate
active
10810779
ABSTRACT:
The invention includes methods of forming regions of differing composition over a substrate. A first material having a pattern of at least one substantially amorphous region and at least one substantially crystalline region is provided over the substrate. The at least one substantially amorphous region of the first material is replaced with a second material, while the at least one substantially crystalline region is not replaced. The invention also includes a circuit construction comprising an electrically conductive material extending within openings in a substantially crystalline electrically insulative material, and in which the electrically conductive material corresponds to quantum dots.
REFERENCES:
patent: 4450041 (1984-05-01), Aklufi
patent: 5292673 (1994-03-01), Shinriki et al.
patent: 5486488 (1996-01-01), Kamiyama
patent: 5581091 (1996-12-01), Moskovits et al.
patent: 5641702 (1997-06-01), Imai et al.
patent: 5726083 (1998-03-01), Takaishi
patent: 5893734 (1999-04-01), Jeng et al.
patent: 5958367 (1999-09-01), Ying et al.
patent: 6117725 (2000-09-01), Huang
patent: 6200893 (2001-03-01), Sneh
patent: 6231744 (2001-05-01), Ying et al.
patent: 6235572 (2001-05-01), Kunitomo et al.
patent: 6399438 (2002-06-01), Saito et al.
patent: 6511896 (2003-01-01), Basceri et al.
patent: 2001/0028872 (2001-10-01), Iwasaki et al.
Bin Yu, et al., “70nm MOSFET with Ultra-Shallow, Abrupt, and Super-Doped S/D Extension Implemented by Laser Thermal Process (LTP)”, IEEE, Mar. 1999.
Somit Talwar, et al., “Ultra-Shallow, Abrupt, and Highly-Activated Junctions by Low-Energy Ion Implantation and Laser Annealing”, Verdant Technologies, San Jose, CA.
Ken-ichi Goto, et al., “Ultra-Low Contact Resistance for Deca-nm MOSFETs by Laser Annealing”, IEEE, Sep. 1999, pps. 20.7.1-20.7.3.
Basceri Cem
Derderian Garo J.
Le Dung A.
Wells St. John P.S.
LandOfFree
Circuit constructions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit constructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit constructions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3874775