Memory integrity self checking in VT/TU cross-connect

Details Memory integrity self checking in VT/TU cross-connect Memory integrity self checking in VT/TU cross-connect

2007-07-17

2007-07-17

Lamarre, Guy (Department: 2138)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S719000

Reexamination Certificate

active

10675097

ABSTRACT:
A method and apparatus for detecting errors in a memory includes generating a first check word based on incoming data and generating a second check word based on stored data. The method includes comparing the first check word to the second check word, generating a comparison result, and indicating a failure based on the comparison result.

REFERENCES:
patent: 3596245 (1971-07-01), Finnie et al.
patent: 3892955 (1975-07-01), Maejima
patent: 3927371 (1975-12-01), Pomeranz et al.
patent: 4084262 (1978-04-01), Lloyd et al.
patent: 4097797 (1978-06-01), Finet
patent: 4171765 (1979-10-01), Lemone
patent: 4454600 (1984-06-01), LeGresley
patent: 5289178 (1994-02-01), Schwendeman
patent: 6388920 (2002-05-01), Katayama et al.
patent: 6928607 (2005-08-01), Loaiza et al.
patent: 7036059 (2006-04-01), Carmichael et al.

Affiliated with

Also associated with

Rating

Memory integrity self checking in VT/TU cross-connect does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory integrity self checking in VT/TU cross-connect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory integrity self checking in VT/TU cross-connect will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3811727