Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-07-04
2006-07-04
Le, Thao P. (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S637000, C438S198000, C257S078000
Reexamination Certificate
active
07071047
ABSTRACT:
Semiconductor structures and method of forming semiconductor structures. The semiconductor structures including nano-structures or fabricated using nano-structures. The method of forming semiconductor structures including generating nano-structures using a nano-mask and performing additional semiconductor processing steps using the nano-structures generated.
REFERENCES:
patent: 5298773 (1994-03-01), Woodruff
patent: 5338571 (1994-08-01), Mirkin et al.
patent: 5751018 (1998-05-01), Alivisatos et al.
patent: 6221737 (2001-04-01), Letavic et al.
patent: 6251751 (2001-06-01), Chu et al.
patent: 6376285 (2002-04-01), Joyner et al.
patent: 6506660 (2003-01-01), Holmes et al.
patent: 6579463 (2003-06-01), Winningham et al.
patent: 2003/0038323 (2003-02-01), Kotani
patent: 2003/0040185 (2003-02-01), Jun et al.
patent: 2003/0189231 (2003-10-01), Clevenger et al.
patent: 2004/0082146 (2004-04-01), Ohmi et al.
patent: 2005/0170554 (2005-08-01), Griglione et al.
patent: 5090396 (1993-04-01), None
patent: 7263538 (1995-10-01), None
Controlled Attachment of Pamam Dendrimers to Solid Surfaces, by C. A. Fail et al., 2002 American Chemical Society, published on the Web Dec. 6, 2001, 5 pages.
Self-Assembled Monolayers of CdSe Nanocrystals on Doped GaAs Substrates, by Eike Marx et al., 2002 American ChemicalSociety, Published on the WebJul. 11, 2002, 4 pages.
Fluorine Etching on the Si(1 1 1)—7×7 Surfaces Using Fluorinated Fullerene, by Y. Fujukawa et al., inSurface Science, vol. 521, Issue 1-2, Dec. 10, 2002, 8 pages.
Formation of a Cobalt Magnetic Dot Array via Block Copolymer Lithography, by Joy Y. Cheng et al.,Adv. Mater. 2001, 13, No. 15, Aug. 3, 5 pages.
Enabling Nanotechnology with Self Assembled Block Copolymer Patterns, by Cheolmin Park et al, 2003Elsevier Ltd., doi:10.1016/j.polymer.2003.08.011, 36 pages.
Furukawa Toshiharu
Hakey Mark C.
Holmes Steven J.
Horak David V.
Koburger, III Charles W.
Le Thao P.
Sabo William D.
Schmeiser Olsen & Watts
LandOfFree
Method of forming buried isolation regions in semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming buried isolation regions in semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming buried isolation regions in semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3562759