Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2006-07-18
2006-07-18
Parker, Kenneth (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S301000, C257S306000, C257S534000
Reexamination Certificate
active
07078757
ABSTRACT:
The invention includes a method of forming a semiconductor construction. A semiconductor substrate is provided, and a conductive node is formed to be supported by the semiconductor substrate. A first conductive material is formed over the conductive node and shaped as a container. The container has an opening extending therein and an upper surface proximate the opening. The container opening is at least partially filled with an insulative material. A second conductive material is formed over the at least partially filled container opening and physically against the upper surface of the container. The invention also includes semiconductor structures.
REFERENCES:
patent: 5371701 (1994-12-01), Lee et al.
patent: 5565708 (1996-10-01), Ohsaki et al.
patent: 5837591 (1998-11-01), Shimada et al.
patent: 5950092 (1999-09-01), Figura et al.
patent: 6001420 (1999-12-01), Mosely et al.
patent: 6004857 (1999-12-01), Hsiao et al.
patent: 6017144 (2000-01-01), Guo et al.
patent: 6025652 (2000-02-01), Tsukamoto
patent: 6093615 (2000-07-01), Schuele et al.
patent: 6096595 (2000-08-01), Huang
patent: 6174781 (2001-01-01), Dai et al.
patent: 6248640 (2001-06-01), Nam
patent: 6287935 (2001-09-01), Coursey
patent: 6300216 (2001-10-01), Shan
patent: 6319771 (2001-11-01), Tseng
patent: 6323558 (2001-11-01), Jeong
patent: 6380579 (2002-04-01), Nam et al.
patent: 6461911 (2002-10-01), Ahn et al.
patent: 6472229 (2002-10-01), Aoki et al.
patent: 6492245 (2002-12-01), Liu et al.
patent: 6534357 (2003-03-01), Basceri et al.
patent: 6645811 (2003-11-01), Roh
patent: 6720609 (2004-04-01), Deboer
patent: 2001/0039107 (2001-11-01), Suguro
patent: 2002/0153552 (2002-10-01), Hieda et al.
patent: 2003/0047734 (2003-03-01), Fu et al.
patent: 2004/0048467 (2004-03-01), Marsh
Wolf et al., “Silicon Processing for the VLSI Era vol. 1: Process Technology”, Lattice Press, 1986, pp. 160-175.
Basceri Cem
Derderian Garo J.
Diaz José R.
Micro)n Technology, Inc.
Parker Kenneth
Wells St. John P.S.
LandOfFree
Capacitor constructions, semiconductor constructions, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Capacitor constructions, semiconductor constructions, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitor constructions, semiconductor constructions, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3540049