Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-04-18
2006-04-18
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S201000, C438S211000, C438S239000, C438S253000, C438S257000, C438S264000, C438S396000
Reexamination Certificate
active
07029968
ABSTRACT:
A method of forming a polysilicon-insulator-polysilicon (PIP) capacitor in a mixed mode semiconductor device. A floating gate of a split gate transistor and a bottom electrode of a PIP capacitor are formed from a first polysilicon layer using a single lithography mask. Poly-oxide regions are formed over the floating gate and the bottom electrode, and an oxide layer is formed over the poly-oxide regions and other exposed material layers. A nitride layer is deposited over the oxide layer. The nitride layer is patterned to expose at least a portion of the poly-oxide region over the bottom electrode. The exposed oxide layer and poly-oxide region are removed from over the bottom electrode. A second polysilicon layer is deposited over the structure, and a control gate of the split gate transistor and a top electrode of the PIP capacitor are formed from the second polysilicon layer using a single lithography mask.
REFERENCES:
patent: 4855952 (1989-08-01), Kiyosumi
patent: 5814850 (1998-09-01), Iwasa
patent: 6277686 (2001-08-01), Yeh et al.
patent: 6492224 (2002-12-01), Jao
patent: 6716694 (2004-04-01), Yamada
patent: 6784054 (2004-08-01), Nitta et al.
patent: 2001/0026973 (2001-10-01), Yeh et al.
patent: 2002/0061619 (2002-05-01), Yamada
patent: 2002/0070402 (2002-06-01), Ichige et al.
EMOSYN, “Technology—Flash”, Emosyn Technology; Flash & Ferroelectrics, http://www.emosyn.com/dspPage.asp?pagid=24.
Fourson George
Garcia Joannie Adelle
Slater & Matsil L.L.P.
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Method of forming a PIP capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a PIP capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a PIP capacitor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3535483