Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-04-19
2005-04-19
Wilczewski, Mary (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S246000, C438S248000, C438S249000, C438S386000, C438S389000, C438S391000, C438S392000
Reexamination Certificate
active
06881620
ABSTRACT:
A method of fabricating a deep trench capacitor is provided. A substrate with a deep trench thereon is provided. A bottom electrode is formed at a bottom of the deep trench and a capacitor dielectric layer, a first conductive layer, a protective layer and a collar layer are sequentially formed on the surface of the deep trench. The protective layer and the collar oxide layer on the surface of the first conductive layer are removed, material is deposited into the deep trench to form a material layer. A portion of the material layer is removed to form a first opening. Thereafter, collar oxide layer and the protective layer not covered by the material layer is removed. A portion of the mask layer and the protective layer on the sidewall of the first opening is removed to form a second opening. After removing the material layer, a second conductive layer and a third conductive layer are sequentially formed in the deep trench.
REFERENCES:
patent: 4872947 (1989-10-01), Wang et al.
patent: 4999312 (1991-03-01), Yoon
patent: 5283453 (1994-02-01), Rajeevakumar
patent: 6001684 (1999-12-01), Shen
patent: 6008104 (1999-12-01), Schrems
patent: 6140175 (2000-10-01), Kleinhenz et al.
patent: 6207494 (2001-03-01), Graimann et al.
patent: 6297089 (2001-10-01), Coronel et al.
patent: 6331459 (2001-12-01), Gruening
patent: 6344673 (2002-02-01), Aussilhou et al.
patent: 6670235 (2003-12-01), Tews et al.
patent: 20020016035 (2002-02-01), Wu et al.
patent: 20030181006 (2003-09-01), Schrems
Wolf, Ph.D., Stanley, Richard N. Tauber, Ph.D., “Chemical Vapor Deposition of Amorphous and Polycrystalline Films,” Silicon Processing for the VLSI Era-vol. 1: Process Technology, Lattice Press, 1986, pp. 182-185.
Chung Chao-Hsi
Lai Su-Chen
Jianq Chyun IP Office
ProMOS Technologies Inc.
Thomas Toniae M.
Wilczewski Mary
LandOfFree
Method of fabricating deep trench capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating deep trench capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating deep trench capacitor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3409865