Selective epitaxy to improve silicidation

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S300000, C438S592000, C438S655000

Reexamination Certificate

active

06878592

ABSTRACT:
A transistor architecture utilizes a raised source and drain region to reduce the adverse affects of germanium on silicide regions. Epitaxial growth can form a silicide region above the source and drain. The protocol can utilize any number of silicidation processes. The protocol allows better silicidation in SMOS devices.

REFERENCES:
patent: 6160299 (2000-12-01), Rodder
patent: 6214679 (2001-04-01), Murthy et al.
patent: 6274445 (2001-08-01), Nouri
patent: 6492216 (2002-12-01), Yeo et al.
patent: 6518155 (2003-02-01), Chau et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Selective epitaxy to improve silicidation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Selective epitaxy to improve silicidation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective epitaxy to improve silicidation will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3384933

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.