Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
1998-09-03
2004-08-24
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S240000, C438S627000, C438S628000, C438S643000, C438S644000, C438S653000, C438S654000, C438S664000
Reexamination Certificate
active
06780758
ABSTRACT:
TECHNICAL FIELD
The present invention relates generally to a method of forming an interface for a silicon contact. More specifically, the invention relates to a barrier between two electrically conductive portions of a semiconductor device. In a particularly preferred implementation, the present invention relates to a diffusion barrier between a polysilicon plug and a capacitor plate that forms a part of a dynamic random access memory (DRAM).
BACKGROUND OF THE INVENTION
In the process of fabricating a memory cell for a DRAM or other memory device, it is often desirable to construct the capacitor portion of that memory cell so that the capacitor is elevated from the semiconductor substrate that supports the device. For example, it is known in the art to construct the access transistor portion of a memory cell relatively close to the surface of the substrate. The gate of the access transistor is above the substrate, separated only by a thin layer of oxide. Moreover, the source and drain of the access transistor are often doped portions of the substrate itself. It is further known to then provide an insulating layer, such as an oxide, over this access transistor and other devices, wherein the layer is thick enough to have a planar surface despite the features protruding from the substrate. A contact hole is etched through this oxide to one of the doped portions of the substrate and is filled with a conductive material, such as doped polycrystalline silicon, or polysilicon. The polysilicon filling this contact hole is often known as a poly plug. An additional layer of oxide is then formed over the first, and a container is etched from the additional oxide layer, wherein the bottom of the container corresponds with the top of the polysilicon plug. The capacitor is formed within this container. As part of this process, a layer of conductive material will be provided at least along the bottom of the container to serve as the capacitor's bottom plate. This step is followed by providing a dielectric layer over the bottom plate and a top plate over the dielectric layer. The contact between the bottom plate of the capacitor and the poly plug allows electrical communication between the bottom plate and between one of the transistor's doped substrate portions.
This known process raises several concerns. First, there is a tendency for the silicon in the poly plug to diffuse into the cell dielectric during fabrication, which decreases the performance of the capacitor. Second, there is a tendency for the poly plug to oxidize during the various processes performed after the poly plug is created. This oxidization inhibits the ability of the poly plug to channel electrical signals. These concerns are in addition to the fact that those skilled in the art are constantly striving to improve the electrical contact between the poly plug and the bottom plate of the capacitor. Moreover, such problems arise in other processes concerning silicon contacts, such as damascene processes.
SUMMARY OF THE INVENTION
Accordingly, the present invention provides a method of creating a silicon contact interface. In one exemplary embodiment, a diffusion barrier is provided during the fabrication of a memory cell and, more specifically, after forming the poly plug and before fabricating the capacitor portion of the memory cell. In a more specific embodiment, this barrier is created by siliciding and nitridizing a metal layer provided over the poly plug. In yet another exemplary embodiment, this diffusion barrier also serves as an oxidation barrier which protects the poly plug from oxidation. In still another exemplary embodiment, a second material is provided to act as the oxidation barrier. Other embodiments provide a diffusion barrier during the fabrication of other memory device elements, such as during a damascene process. Finally, the current invention also includes within its scope the products resulting from these processes.
REFERENCES:
patent: 4847111 (1989-07-01), Chow et al.
patent: 5173327 (1992-12-01), Sandhu et al.
patent: 5504041 (1996-04-01), Summerfelt
patent: 5506166 (1996-04-01), Sandhu et al.
patent: 5633200 (1997-05-01), Hu
patent: 5654222 (1997-08-01), Sandhu et al.
patent: 5699291 (1997-12-01), Tsunemine
patent: 5851896 (1998-12-01), Summerfelt
patent: 5895268 (1999-04-01), Mathews
patent: 6320213 (2001-11-01), Kirlin et al.
Derderian Garo J.
Sandhu Gurtej S.
Brantley Charles
Fourson George
Maldonado Julio J.
Micro)n Technology, Inc.
LandOfFree
Method of establishing electrical contact between a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of establishing electrical contact between a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of establishing electrical contact between a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3331924