Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2001-04-30
2004-06-22
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S738000, C438S740000, C438S742000, C438S717000, C438S719000, C438S585000, C438S720000
Reexamination Certificate
active
06753266
ABSTRACT:
FIELD OF THE INVENTION
The present specification relates generally to integrated circuits and methods of manufacturing integrated circuits. More particularly, the present specification relates to enhancing gate patterning properties with reflective hard mask.
BACKGROUND OF THE INVENTION
Semiconductor devices or integrated circuits (ICs) can include millions of devices, such as, transistors. Ultra-large scale integrated (ULSI) circuits can include complementary metal oxide semiconductor (CMOS) field effect transistors (FET). Despite the ability of conventional systems and processes to fabricate millions of IC devices on an IC, there is still a need to decrease the size of IC device features, and, thus, increase the number of devices on an IC.
One limitation to achieving smaller sizes of IC device features is the capability of conventional lithography. Lithography is the process by which a pattern or image is transferred from one medium to another. Conventional IC lithography uses ultra-violet (UV) sensitive photoresist. Ultra-violet light is projected to the photoresist through a reticle or mask to create device patterns on an IC. Conventional IC lithographic processes are limited in their ability to print small features, such as contacts, trenches, polysilicon lines or gate structures.
Generally, conventional lithographic processes (e.g., projection lithography and EUV lithography) do not have sufficient resolution and accuracy to consistently fabricate small features of minimum size. Resolution can be adversely impacted by a number of phenomena including: diffraction of light, lens aberrations, mechanical stability, contamination, optical properties of resist material, resist contrast, resist swelling, thermal flow of resist, etc. As such, the critical dimensions of contacts, trenches, gates, and, thus, IC devices, are limited in how small they can be.
Another difficulty arising from the continuing small dimensions involved in the creation of gate structures is the tendency in the lithography process to experience resist erosion and pattern collapse during trim etch processes. During trim etch processes, a significant amount of the resist is normally etched away in a vertical direction, resulting in a substantial weakening and thinning of the photoresist. This significant reduction of the vertical dimension or thickness of the photoresist from its untrimmed vertical dimension can promote discontinuity thereof, resulting in the photoresist being incapable of providing effective masking in the fabrication of the gate. The resist thickness erosion occurs during etch processes. Exemplary trim processes are described in U.S. Pat. No. 5,965,461 entitled CONTROLLED LINEWIDTH REDUCTION DURING GATE PATTERN FORMATION USING A SPIN-ON BARC.
Thus, there is a need to optimize gate patterning and generate a hard mask to control gate final sizes. Further, there is a need for a method of enhancing gate patterning properties with reflective hard mask. Yet further, there is a need to use imaging layers to define gate structures having small critical dimensions.
SUMMARY OF THE INVENTION
An exemplary embodiment is related to a method of fabricating an integrated circuit. This method can include depositing a reflective metal material layer over a layer of a polysilicon, depositing an anti-reflective coating over the reflective metal material layer, trim etching the anti-reflective coating to form a pattern, etching the reflective metal material layer according to the pattern, and removing portions of the polysilicon layer using the pattern formed from the removed portions of anti-reflective coating.
Another exemplary embodiment is related to a method of optimizing optical properties of gate patterning to control gate size in an integrated circuit fabrication process. The method can include providing a reflective metal layer over a gate material layer, providing a mask layer over the reflective metal layer, and patterning the gate material layer including selectively etching the mask layer and the reflective metal layer.
Another exemplary embodiment is related to a method of forming a gate in an integrated circuit. This method can include providing a gate material layer, providing a reflective metal layer over the gate material layer, providing an anti-reflective coating (ARC) layer over the reflective metal layer, providing a resist layer over the ARC layer, and patterning a gate structure in the gate material layer by selectively removing portions of the resist layer, ARC layer, and gate material layer.
Other principle features and advantages of the invention will become apparent to those skilled in the art upon review of the following drawings, the detailed description, and the appended claims.
REFERENCES:
patent: 4460435 (1984-07-01), Maa
patent: 5264076 (1993-11-01), Cuthbert et al.
patent: 5346587 (1994-09-01), Doan et al.
patent: 5773199 (1998-06-01), Linliu et al.
patent: 5804088 (1998-09-01), McKee
patent: 5837428 (1998-11-01), Huang et al.
patent: 5858621 (1999-01-01), Yu et al.
patent: 5883011 (1999-03-01), Lin et al.
patent: 6080678 (2000-06-01), Yim
patent: 6096659 (2000-08-01), Gardner et al.
patent: 6136679 (2000-10-01), Yu et al.
patent: 6156485 (2000-12-01), Tang et al.
patent: 6156629 (2000-12-01), Tao et al.
Bell Scott A.
Lukanc Todd P.
Lyons Christopher F.
Plat Marina V.
Subramanian Ramkumar
Foley & Lardner
Maldonado Julio J.
LandOfFree
Method of enhancing gate patterning properties with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of enhancing gate patterning properties with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of enhancing gate patterning properties with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3298311