Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Reexamination Certificate
2000-06-14
2003-02-18
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
C438S780000, C438S783000, C438S784000, C438S786000, C438S787000, C438S788000, C438S789000, C438S790000, C438S637000, C438S638000
Reexamination Certificate
active
06521546
ABSTRACT:
BACKGROUND OF THE DISCLOSURE
1. Field of the Invention
The present invention relates to dielectric materials, their use in integrated circuit fabrication, and a method for forming a dielectric material.
2. Description of the Background Art
Integrated circuits have evolved into complex devices that can include millions of components (e. g., transistors, capacitors and resistors) on a single chip. The evolution of chip designs continually requires faster circuitry and greater circuit density. The demands for greater circuit density necessitate a reduction in the dimensions of the integrated circuit components.
As the dimensions of the integrated circuit components are reduced (e. g., sub-micron dimensions), the materials used to fabricate such components contribute to their electrical performance. For example, low resistivity metal interconnects (e. g., copper and aluminum) provide conductive paths between the components on integrated circuits. Typically, the metal interconnects are electrically isolated from each other by an insulating material. When the distance between adjacent metal interconnects and/or the thickness of the insulating material has sub-micron dimensions, capacitive coupling potentially occurs between such interconnects. Capacitive coupling between adjacent metal interconnects may cause cross talk and/or resistance-capacitance (RC) delay which degrades the overall performance of the integrated circuit. In order to prevent capacitive coupling between adjacent metal interconnects, low dielectric constant (low k) insulating materials (e. g., dielectric constants less than about 4.5) are needed.
Organosilicates have been suggested for use as an insulating material on integrated circuits, since some organosilicates have low dielectric constants. However, organosilicates can absorb water, due to their hydrogen content, which makes them unsuitable as a moisture barrier for integrated circuits. Additionally, organosilicates suffer from etch compatibility and porosity as compared to standard oxide films such as, for example, undoped silicon oxides and fluorosilicate glass (FSG).
Therefore, a need exists in the art for low dielectric constant materials, which are also good moisture barriers for integrated circuits.
SUMMARY OF THE INVENTION
In one embodiment, a method for forming a fluoro-organosilicate layer for use in integrated circuit fabrication is provided. In one aspect, the fluoro-organosilicate layer is formed by applying an electric field to a gas mixture comprising a fluoro-organosilane compound and an oxidizing gas. The gas mixture is introduced into a process chamber where the application of the electric field thereto, in close proximity to a substrate surface, results in the formation of the fluoro-organosilicate layer on the substrate surface.
An as-deposited fluoro-organosilicate layer has a dielectric constant that is less than about 3.5, making it suitable for use as an insulating material on integrated circuits. The dielectric constant of the fluoro-organosilicate layer is tunable, in that it can be varied in the desired range as a function of the reaction temperature and composition of the gas mixture during layer formation. Also, the fluorine content of the fluoro-organosilicate layer reduces the water absorption capability thereof, making such fluoro-organosilicate layers suitable as moisture barriers for integrated circuits.
The fluoro-organosilicate layer is compatible with integrated circuit fabrication processes. In one integrated circuit fabrication process, the fluoro-organosilicate layer is used as a hardmask. For such an embodiment, a preferred process sequence includes depositing a fluoro-organosilicate layer on a substrate. After the fluoro-organosilicate layer is deposited on the substrate, a pattern is defined therein. Thereafter, the pattern is transferred into the substrate using the fluoro-organosilicate layer as a hardmask.
In another integrated circuit fabrication process, the fluoro-organosilicate layer is incorporated into a damascene structure. For such an embodiment, a preferred process sequence includes depositing a first dielectric layer on a substrate. A fluoro-organosilicate layer is then formed on the first dielectric layer. Thereafter, the fluoro-organosilicate layer is patterned and etched to define contacts/vias therethrough. After the fluoro-organosilicate layer is patterned and etched, a second dielectric layer is deposited thereover. The second dielectric layer is then patterned and etched to define interconnects therethrough. The interconnects formed in the second dielectric layer are positioned over the contacts/vias formed in the fluoro-organosilicate layer. After the interconnects are formed the contacts/vias defined in the fluoro-organosilicate layer are etched through the first dielectric layer to the substrate surface. Thereafter, the damascene structure is completed by filling the interconnects and contacts/vias with a conductive material.
REFERENCES:
patent: 4634601 (1987-01-01), Hamakawa et al.
patent: 4894352 (1990-01-01), Lane et al.
patent: 6060132 (2000-05-01), Lee
patent: 6068884 (2000-05-01), Rose et al.
patent: 6107184 (2000-08-01), Mandal et al.
patent: 6147009 (2000-11-01), Grill et al.
patent: 6171945 (2001-01-01), Mandal et al.
patent: 6245690 (2001-06-01), Yau et al.
patent: 6287990 (2001-09-01), Cheung et al.
patent: 6303523 (2001-10-01), Cheung et al.
patent: 6312793 (2001-11-01), Grill et al.
patent: 6348725 (2002-02-01), Cheung et al.
patent: 2001/0005546 (2001-06-01), Cheung et al.
patent: 2002/0045361 (2002-04-01), Cheung et al.
patent: 0826791 (1998-03-01), None
patent: WO 99/21706 (1999-05-01), None
Barnes Michael
M'Saad Hichem
Moghadam Farhad
Nguyen Huong Thanh
Applied Materials Inc.
Gurley Lynne A.
Moser Patterson & Sheridan
Niebling John F.
LandOfFree
Method of making a fluoro-organosilicate layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a fluoro-organosilicate layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a fluoro-organosilicate layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3155910